View P89LPC938_265979.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

P89LPC938
8-bit microcontroller with accelerated two-clock 80C51 core 8 kB 3 V byte-erasable Flash with 10-bit A/D converter
Rev. 01 -- 25 February 2005 Product data sheet
1. General description
The P89LPC938 is a single-chip microcontroller, available in low cost packages, based on a high performance processor architecture that executes instructions in two to four clocks, six times the rate of standard 80C51 devices. Many system-level functions have been incorporated into the P89LPC938 in order to reduce component count, board space, and system cost.
2. Features
2.1 Principal features
s 8 kB byte-erasable Flash code memory organized into 1 kB sectors and 64-byte pages. Single-byte erasing allows any byte(s) to be used as non-volatile data storage. s 256-byte RAM data memory and a 512-byte auxiliary on-chip RAM. s 512-byte customer Data EEPROM on chip allows serialization of devices, storage of set-up parameters, etc. s 8-input multiplexed 10-bit A/D converter. Two analog comparators with selectable inputs and reference source. s Two 16-bit counter/timers (each may be configured to toggle a port output upon timer overflow or to become a PWM output) and a 23-bit system timer that can also be used as a RTC. s Enhanced UART with fractional baud rate generator, break detect, framing error detection, and automatic address detection; 400 kHz byte-wide I2C-bus communication port and SPI communication port. s CCU provides PWM, input capture, and output compare functions. s High-accuracy internal RC oscillator option allows operation without external oscillator components. The RC oscillator option is selectable and fine tunable. s 2.4 V to 3.6 V VDD operating range. I/O pins are 5 V tolerant (may be pulled up or driven to 5.5 V). s 28-pin TSSOP, PLCC, and HVQFN packages with 23 I/O pins minimum and up to 26 I/O pins while using on-chip oscillator and reset options.
Philips Semiconductors
P89LPC938
8-bit microcontroller with 10-bit A/D converter
2.2 Additional features
s A high performance 80C51 CPU provides instruction cycle times of 111 ns to 222 ns for all instructions except multiply and divide when executing at 18 MHz. This is six times the performance of the standard 80C51 running at the same clock frequency. A lower clock frequency for the same performance results in power savings and reduced EMI. s Serial Flash ICP allows simple production coding with commercial EPROM programmers. Flash security bits prevent reading of sensitive application programs. s Serial Flash ISP allows coding while the device is mounted in the end application. s In-Application Programming of the Flash code memory. This allows changing the code in a running application. s Watchdog timer with separate on-chip oscillator, requiring no external components. The watchdog prescaler is selectable from eight values. s Low voltage reset (brownout detect) allows a graceful system shutdown when power fails. May optionally be configured as an interrupt. s Idle and two different power-down reduced power modes. Improved wake-up from Power-down mode (a LOW interrupt input starts execution). Typical power-down current is 1 A (total power-down with voltage comparators disabled). s Active-LOW reset. On-chip power-on reset allows operation without external reset components. A reset counter and reset glitch suppression circuitry prevent spurious and incomplete resets. A software reset function is also available. s Configurable on-chip oscillator with frequency range options selected by user programmed Flash configuration bits. Oscillator options support frequencies from 20 kHz to the maximum operating frequency of 18 MHz. s Oscillator fail detect. The watchdog timer has a separate fully on-chip oscillator allowing it to perform an oscillator fail detect function. s Programmable port output configuration options: quasi-bidirectional, open drain, push-pull, input-only. s Port `input pattern match' detect. Port 0 may generate an interrupt when the value of the pins match or do not match a programmable pattern. s LED drive capability (20 mA) on all port pins. A maximum limit is specified for the entire chip. s Controlled slew rate port outputs to reduce EMI. Outputs have approximately 10 ns minimum ramp times. s Only power and ground connections are required to operate the P89LPC938 when internal reset option is selected. s Four interrupt priority levels. s Eight keypad interrupt inputs, plus two additional external interrupt inputs. s Schmitt trigger port inputs. s Second data pointer. s Emulation support.
9397 750 14051
(c) Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 01 -- 25 February 2005
2 of 68
Philips Semiconductors
P89LPC938
8-bit microcontroller with 10-bit A/D converter
3. Ordering information
Table 1: Ordering information Package Name P89LPC938FA P89LPC938FDH P89LPC938FHN PLCC28 TSSOP28 HVQFN28 Description plastic leaded chip carrier; 28 leads plastic thin shrink small outline package; 28 leads; body width 4.4 mm plastic thermal enhanced very thin quad flat package; no leads; 28 terminals; body 6 x 6 x 0.85 mm Version SOT261-2 SOT361-1 SOT788-1 Type number
3.1 Ordering options
Table 2: Ordering options Flash memory 8 kB 8 kB 8 kB Temperature range -40 C to +85 C -40 C to +85 C -40 C to +85 C Frequency 0 MHz to 18 MHz 0 MHz to 18 MHz 0 MHz to 18 MHz Type number P89LPC938FA P89LPC938FDH P89LPC938FHN
9397 750 14051
(c) Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 01 -- 25 February 2005
3 of 68
Philips Semiconductors
P89LPC938
8-bit microcontroller with 10-bit A/D converter
4. Block diagram
P89LPC938
ACCELERATED 2-CLOCK 80C51 CPU
8 kB CODE FLASH 256-BYTE DATA RAM 512-BYTE AUXILIARY RAM internal bus
UART
TXD RXD SCL SDA SPICLK MOSI MISO SS
I2C-BUS
SPI
512-BYTE DATA EEPROM
REAL-TIME CLOCK/ SYSTEM TIMER TIMER 0 TIMER 1 T0 T1 CMP2 ANALOG COMPARATORS CIN2A CIN1A OCA CCU (CAPTURE/ COMPARE UNIT) OCC ICA CIN2B CMP1 CIN1B OCB OCD ICB
P3[1:0]
PORT 3 CONFIGURABLE I/Os PORT 2 CONFIGURABLE I/Os PORT 1 CONFIGURABLE I/Os PORT 0 CONFIGURABLE I/Os
P2[7:0]
P1[7:0]
P0[7:0]
AD00 KEYPAD INTERRUPT WATCHDOG TIMER AND OSCILLATOR AD02 ADC0 AD04 AD06
AD01 AD03 AD05 AD07
PROGRAMMABLE OSCILLATOR DIVIDER X1 X2 CONFIGURABLE OSCILLATOR
CPU clock ON-CHIP RC OSCILLATOR POWER MONITOR (POWER-ON RESET, BROWNOUT RESET)
CRYSTAL OR RESONATOR
002aab106
Fig 1. Block diagram.
9397 750 14051
(c) Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 01 -- 25 February 2005
4 of 68
Philips Semiconductors
P89LPC938
8-bit microcontroller with 10-bit A/D converter
5. Functional diagram
VDD VSS
AD05 AD00 AD01 AD02 AD03
KBI0 KBI1 KBI2 KBI3 KBI4 KBI5 KBI6 KBI7 CLKOUT
CMP2 CIN2B CIN2A CIN1B CIN1A CMPREF CMP1 T1 XTAL2
PORT 0
PORT 1
P89LPC938
PORT 3
TXD RXD T0 INT0 INT1 RST OCB OCC ICB OCD MOSI MISO SS SPICLK OCA ICA
SCL SDA
AD04 AD07 AD06
XTAL1 PORT 2
002aab075
Fig 2. P89LPC938 functional diagram.
9397 750 14051
(c) Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 01 -- 25 February 2005
5 of 68
Philips Semiconductors
P89LPC938
8-bit microcontroller with 10-bit A/D converter
6. Pinning information
6.1 Pinning
P2.0/ICB/AD07 P2.1/OCD/AD06 P0.0/CMP2/KBI0/AD05 P1.7/OCC/AD04 P1.6/OCB P1.5/RST VSS P3.1/XTAL1 P3.0/XTAL2/CLKOUT
1 2 3 4 5 6 7 8 9
28 P2.7/ICA 27 P2.6/OCA 26 P0.1/CIN2B/KBI1/AD00 25 P0.2/CIN2A/KBI2/AD01 24 P0.3/CIN1B/KBI3/AD02 23 P0.4/CIN1A/KBI4/AD03 22 P0.5/CMPREF/KBI5 21 VDD 20 P0.6/CMP1/KBI6 19 P0.7/T1/KBI7 18 P1.0/TXD 17 P1.1/RXD 16 P2.5/SPICLK 15 P2.4/SS
002aab101
P89LPC938FDH
P1.4/INT1 10 P1.3/INT0/SDA 11 P1.2/T0/SCL 12 P2.2/MOSI 13 P2.3/MISO 14
Fig 3. TSSOP28 pin configuration.
27 P2.6/OCA
28 P2.7/ICA
26 P0.1/CIN2B/KBI1/AD00 25 P0.2/CIN2A/KBI2/AD01 24 P0.3/CIN1B/KBI3/AD02 23 P0.4/CIN1A/KBI4/AD03 22 P0.5/CMPREF/KBI5 21 VDD 20 P0.6/CMP1/KBI6 19 P0.7/T1/KBI7 P1.0/TXD 18
002aab085
P0.0/CMP2/KBI0/AD05
P1.7/OCC/AD04
P2.1/OCD/AD06 2
4
P1.6/OCB P1.5/RST VSS P3.1/XTAL1 P3.0/XTAL2/CLKOUT
5 6 7 8 9
P1.4/INT1 10 P1.3/INT0/SDA 11 P2.5/SPICLK 16 P1.2/T0/SCL 12 P2.2/MOSI 13 P2.3/MISO 14 P1.1/RXD 17 P2.4/SS 15
Fig 4.
PLCC28 pin configuration.
9397 750 14051
3
P89LPC938FA
1
P2.0/ICB/AD07
(c) Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 01 -- 25 February 2005
6 of 68
Philips Semiconductors
P89LPC938
8-bit microcontroller with 10-bit A/D converter
terminal 1 index area
P1.6/OCB P1.5/RST VSS P3.1/XTAL1 P3.0/XTAL2/CLKOUT P1.4/INT1 P1.3/INT0/SDA
1 2 3 4 5 6 7 P2.3/MISO 10 P2.4/SS 11 P2.5/SPICLK 12 P1.1/RXD 13 P1.0/TXD 14 8 9
22 P0.1/CIN2B/KBI1/AD00 21 P0.2/CIN2A/KBI2/AD01 20 P0.3/CIN1B/KBI3/AD02 19 P0.4/CIN1A/KBI4/AD03
27 P0.0/CMP2/KBI0/AD05
28 P1.7/OCC/AD04
26 P2.1/OCD/AD06
25 P2.0/ICB/AD07
P89LPC938FHN
23 P2.6/OCA
24 P2.7/ICA
18
P0.5/CMPREF/KBI5
17 VDD 16 P0.6/CMP1/KBI6 15 P0.7/T1/KBI7
P1.2/T0/SCL
P2.2/MOSI
002aab073
Transparent top view
Fig 5. HVQFN28 pin configuration (top view).
6.2 Pin description
Table 3: Symbol Pin description Pin TSSOP28, HVQFN28 PLCC28 P0.0 to P0.7 I/O Port 0: Port 0 is an 8-bit I/O port with a user-configurable output type. During reset Port 0 latches are configured in the input only mode with the internal pull-up disabled. The operation of Port 0 pins as inputs and outputs depends upon the port configuration selected. Each port pin is configured independently. Refer to Section 7.13.1 "Port configurations" and Table 10 "DC electrical characteristics" for details. The Keypad Interrupt feature operates with Port 0 pins. All pins have Schmitt triggered inputs. Port 0 also provides various special functions as described below: P0.0/CMP2/ KBI0/AD05 3 27 I/O O I I P0.1/CIN2B/ KBI1/AD00 26 22 I/O I I I P0.0 -- Port 0 bit 0. CMP2 -- Comparator 2 output. KBI0 -- Keyboard input 0. AD05 -- ADC0 channel 5 analog input. P0.1 -- Port 0 bit 1. CIN2B -- Comparator 2 positive input B. KBI1 -- Keyboard input 1. AD00 -- ADC0 channel 0 analog input. Type Description
9397 750 14051
(c) Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 01 -- 25 February 2005
7 of 68
Philips Semiconductors
P89LPC938
8-bit microcontroller with 10-bit A/D converter
Table 3: Symbol
Pin description ...continued Pin TSSOP28, HVQFN28 PLCC28 Type Description
P0.2/CIN2A/ KBI2/AD01
25
21
I/O I I I
P0.2 -- Port 0 bit 2. CIN2A -- Comparator 2 positive input A. KBI2 -- Keyboard input 2. AD01 -- ADC0 channel 1 analog input. P0.3 -- Port 0 bit 3. CIN1B -- Comparator 1 positive input B. KBI3 -- Keyboard input 3. AD02 -- ADC0 channel 2 analog input. P0.4 -- Port 0 bit 4. CIN1A -- Comparator 1 positive input A. KBI4 -- Keyboard input 4. AD03 -- ADC0 channel 3 analog input. P0.5 -- Port 0 bit 5. CMPREF -- Comparator reference (negative) input. KBI5 -- Keyboard input 5. P0.6 -- Port 0 bit 6. CMP1 -- Comparator 1 output. KBI6 -- Keyboard input 6. P0.7 -- Port 0 bit 7. T1 -- Timer/counter 1 external count input or overflow output. KBI7 -- Keyboard input 7.
P0.3/CIN1B/ KBI3/AD02
24
20
I/O I I I
P0.4/CIN1A/ KBI4/AD03
23
19
I/O I I I
P0.5/CMPREF/ 22 KBI5
18
I/O I I
P0.6/CMP1/ KBI6
20
16
I/O O I
P0.7/T1/KBI7
19
15
I/O I/O I
P1.0 to P1.7
I/O, I Port 1: Port 1 is an 8-bit I/O port with a user-configurable output type, [1] except for three pins as noted below. During reset Port 1 latches are configured in the input only mode with the internal pull-up disabled. The operation of the configurable Port 1 pins as inputs and outputs depends upon the port configuration selected. Each of the configurable port pins are programmed independently. Refer to Section 7.13.1 "Port configurations" and Table 10 "DC electrical characteristics" for details. P1.2 to P1.3 are open drain when used as outputs. P1.5 is input only. All pins have Schmitt triggered inputs. Port 1 also provides various special functions as described below:
P1.0/TXD P1.1/RXD P1.2/T0/SCL
18 17 12
14 13 8
I/O O I/O I I/O I/O I/O
P1.0 -- Port 1 bit 0. TXD -- Transmitter output for the serial port. P1.1 -- Port 1 bit 1. RXD -- Receiver input for the serial port. P1.2 -- Port 1 bit 2 (open-drain when used as output). T0 -- Timer/counter 0 external count input or overflow output (open-drain when used as output). SCL -- I2C serial clock input/output.
9397 750 14051
(c) Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 01 -- 25 February 2005
8 of 68
Philips Semiconductors
P89LPC938
8-bit microcontroller with 10-bit A/D converter
Table 3: Symbol
Pin description ...continued Pin TSSOP28, HVQFN28 PLCC28 Type Description
P1.3/INT0/SDA 11
7
I/O I I/O
P1.3 -- Port 1 bit 3 (open-drain when used as output). INT0 -- External interrupt 0 input. SDA -- I2C serial data input/output. P1.4 -- Port 1 bit 4. INT1 -- External interrupt 1 input. P1.5 -- Port 1 bit 5 (input only). RST -- External Reset input during power-on or if selected via UCFG1. When functioning as a reset input, a LOW on this pin resets the microcontroller, causing I/O ports and peripherals to take on their default states, and the processor begins execution at address 0. Also used during a power-on sequence to force In-System Programming mode. When using an oscillator frequency above 12 MHz, the reset input function of P1.5 must be enabled. An external circuit is required to hold the device in reset at power-up until VDD has reached its specified level. When system power is removed VDD will fall below the minimum specified operating voltage. When using an oscillator frequency above 12 MHz, in some applications, an external brownout detect circuit may be required to hold the device in reset when VDD falls below the minimum specified operating range. P1.6 -- Port 1 bit 6. OCB -- Output Compare B. P1.7 -- Port 1 bit 7. OCC -- Output Compare C. AD04 -- ADC0 channel 4 analog input. Port 2: Port 2 is an 8-bit I/O port with a user-configurable output type. During reset Port 2 latches are configured in the input only mode with the internal pull-up disabled. The operation of Port 2 pins as inputs and outputs depends upon the port configuration selected. Each port pin is configured independently. Refer to Section 7.13.1 "Port configurations" and Table 10 "DC electrical characteristics" for details. All pins have Schmitt triggered inputs. Port 2 also provides various special functions as described below:
P1.4/INT1 P1.5/RST
10 6
6 2
I I I I
P1.6/OCB P1.7/OCC/ AD04
5 4
1 28
I/O O I/O O I I/O
P2.0 to P2.7
P2.0/ICB/AD07 1
25
I/O I I
P2.0 -- Port 2 bit 0. ICB -- Input Capture B. AD07 -- ADC0 channel 7 analog input. P2.1 -- Port 2 bit 1. OCD -- Output Compare D. AD06 -- ADC0 channel 6 analog input. P2.2 -- Port 2 bit 2. MOSI -- SPI master out slave in. When configured as master, this pin is output; when configured as slave, this pin is input. P2.3 -- Port 2 bit 3. MISO -- When configured as master, this pin is input, when configured as slave, this pin is output.
(c) Koninklijke Philips Electronics N.V. 2005. All rights reserved.
P2.1/OCD/ AD06
2
26
I/O O I
P2.2/MOSI
13
9
I/O I/O
P2.3/MISO
14
10
I/O I/O
9397 750 14051
Product data sheet
Rev. 01 -- 25 February 2005
9 of 68
Philips Semiconductors
P89LPC938
8-bit microcontroller with 10-bit A/D converter
Table 3: Symbol
Pin description ...continued Pin TSSOP28, HVQFN28 PLCC28 Type Description
P2.4/SS P2.5/SPICLK
15 16
11 12
I/O I I/O I/O
P2.4 -- Port 2 bit 4. SS -- SPI Slave select. P2.5 -- Port 2 bit 5. SPICLK -- SPI clock. When configured as master, this pin is output; when configured as slave, this pin is input. P2.6 -- Port 2 bit 6. OCA -- Output Compare A. P2.7 -- Port 2 bit 7. ICA -- Input Capture A. Port 3: Port 3 is a 2-bit I/O port with a user-configurable output type. During reset Port 3 latches are configured in the input only mode with the internal pull-up disabled. The operation of Port 3 pins as inputs and outputs depends upon the port configuration selected. Each port pin is configured independently. Refer to Section 7.13.1 "Port configurations" and Table 10 "DC electrical characteristics" for details. All pins have Schmitt triggered inputs. Port 3 also provides various special functions as described below:
P2.6/OCA P2.7/ICA P3.0 to P3.1
27 28
23 24
I/O O I/O I I/O
P3.0/XTAL2/ CLKOUT
9
5
I/O O O
P3.0 -- Port 3 bit 0. XTAL2 -- Output from the oscillator amplifier (when a crystal oscillator option is selected via the Flash configuration. CLKOUT -- CPU clock divided by 2 when enabled via SFR bit (ENCLK -TRIM.6). It can be used if the CPU clock is the internal RC oscillator, watchdog oscillator or external clock input, except when XTAL1/XTAL2 are used to generate clock source for the RTC/system timer. P3.1 -- Port 3 bit 1. XTAL1 -- Input to the oscillator circuit and internal clock generator circuits (when selected via the Flash configuration). It can be a port pin if internal RC oscillator or watchdog oscillator is used as the CPU clock source, and if XTAL1/XTAL2 are not used to generate the clock for the RTC/system timer. Ground: 0 V reference. Power Supply: This is the power supply voltage for normal operation as well as Idle and Power-down modes.
P3.1/XTAL1
8
4
I/O I
VSS VDD
7 21
3 17
I I
[1]
Input/Output for P1.0 to P1.4, P1.6, P1.7. Input for P1.5.
9397 750 14051
(c) Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 01 -- 25 February 2005
10 of 68
Philips Semiconductors
P89LPC938
8-bit microcontroller with 10-bit A/D converter
7. Functional description
Remark: Please refer to the P89LPC938 User's Manual for a more detailed functional description.
7.1 Special function registers
Remark: SFR accesses are restricted in the following ways:
* User must not attempt to access any SFR locations not defined. * Accesses to any defined SFR locations must be strictly for the functions for the SFRs. * SFR bits labeled `-', `0' or `1' can only be written and read as follows:
- `-' Unless otherwise specified, must be written with `0', but can return any value when read (even if it was written with `0'). It is a reserved bit and may be used in future derivatives. - `0' must be written with `0', and will return a `0' when read. - `1' must be written with `1', and will return a `1' when read.
9397 750 14051
(c) Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 01 -- 25 February 2005
11 of 68
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx
Product data sheet Rev. 01 -- 25 February 2005
(c) Koninklijke Philips Electronics N.V. 2005. All rights reserved. 9397 750 14051
Philips Semiconductors
Table 4: P89LPC938 Special function registers * indicates SFRs that are bit addressable. Name Description SFR Bit functions and addresses addr. MSB Bit address ACC* AD0CON AD0INS AD0MOD A AD0MOD B AUXR1 B* BRGR0 [1] BRGR1 [1] BRGCON CCCRA CCCRB CCCRC CCCRD CMP1 CMP2 DEECON DEEDAT DEEADR DIVM Accumulator ADC0 control register ADC0 input select ADC0 mode register A ADC0 mode register B Auxiliary function register B register Baud rate generator rate low Baud rate generator rate high Baud rate generator control Capture compare A control register Capture compare B control register Capture compare C control register Capture compare D control register Comparator 1 control register Comparator 2 control register Data EEPROM control register Data EEPROM data register Data EEPROM address register CPU clock divide-by-M control E0H 97H A3H C0H A1H A2H F0H BEH BFH BDH EAH EBH ECH EDH ACH ADH F1H F2H F3H 95H ICECA2 ICECB2 EEIF ICECA1 ICECB1 HVERR ICECA0 ICECB0 CE1 CE2 ECTL1 ICESA ICESB CP1 CP2 ECTL0 ICNFA ICNFB CN1 CN2 FCOA FCOB FCOC FCOD OE1 OE2 SBRGS OCMA1 OCMB1 OCMC1 OCMD1 CO1 CO2 BRGEN OCMA0 OCMB0 OCMC0 OCMD0 CMF1 CMF2 EADR8 ENBI0 ADI07 BNDI0 CLK2 CLKLP F7 ENADCI 0 ADI06 BURST0 CLK1 EBRR F6 TMM0 ADI05 SCC0 CLK0 ENT1 F5 EDGE0 ADI04 SCAN0 ENT0 F4 ADCI0 ADI03 SRST F3 ENADC0 ADCS01 ADI02 0 F2 ADI01 F1 E7 E6 E5 E4 E3 E2 E1 Reset value LSB E0 00 ADCS00 00 ADI00 DPS F0 00 00 00 00 [1] 00 00 00 00 00 [2] 00 [2] 0E 00 00 00 00000000 00000000 00000000 xxxxxx00 00000000 00000000 xxxxx000 xxxxx000 xx000000 xx000000 00001110 00000000 00000000 00000000 00 00 00 00 00000000 00000000 00000000 00000000 000x0000 000000x0 Hex Binary
Bit address
8-bit microcontroller with 10-bit A/D converter
P89LPC938
12 of 68
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx
Table 4: P89LPC938 Special function registers ...continued * indicates SFRs that are bit addressable. Name DPTR DPH DPL FMADRH FMADRL FMCON Description Data pointer (2 bytes) Data pointer high Data pointer low Program Flash address high Program Flash address low Program Flash control (Read) Program Flash control (Write) FMDATA I2ADR
Rev. 01 -- 25 February 2005
(c) Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet 13 of 68
9397 750 14051
Philips Semiconductors
SFR Bit functions and addresses addr. MSB 83H 82H E7H E6H E4H E4H E5H DBH D8H DAH DDH DCH D9H ABH AAH AFH AEH AF EA EF EIEE BF AE EWDRT EE EST BE PWDRT AD EBO ED BD PBO AC ES/ESR EC ECCU BC PS/PSR AB ET1 EB ESPI BB PT1 AA EX1 EA EC BA PX1 A9 ET0 E9 EKBI EADC B9 PT0 STA.4 STA.3 STA.2 STA.1 STA.0 0 0 I2ADR.6 DF I2ADR.5 DE I2EN I2ADR.4 DD STA I2ADR.3 DC STO I2ADR.2 DB SI I2ADR.1 DA AA I2ADR.0 D9 BUSY FMCMD. 7 FMCMD. 6 FMCMD. 5 FMCMD. 4 HVA FMCMD. 3 HVE FMCMD. 2 SV FMCMD. 1
Reset value LSB Hex 00 00 00 00 OI FMCMD. 0 00 GC D8 CRSEL 00 00 00 0 F8 00 00 00 00 A8 EX0 E8 EI2C B8 PX0 00 [2] x0000000 00 [2] 00 [2] 00x00000 00x00000 00 00000000 x00000x0 00000000 00000000 11111000 00000000 00000000 00000000 00000000 00 00000000 00000000 70 Binary 00000000 00000000 00000000 00000000 01110000
Program Flash data I2C slave address register I2 C I2C control register data register
Bit address I2CON* I2DAT I2SCLH I2SCLL I2STAT ICRAH ICRAL ICRBH ICRBL IEN0* IEN1* IEN2 IP0*
Serial clock generator/SCL duty cycle register high Serial clock generator/SCL duty cycle register low I2C status register Input capture A register high Input capture A register low Input capture B register high Input capture B register low Interrupt enable 0 Interrupt enable 1 Interrupt enable 2 Interrupt priority 0
8-bit microcontroller with 10-bit A/D converter
Bit address A8H Bit address E8H D5H Bit address B8H
P89LPC938
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx
Table 4: P89LPC938 Special function registers ...continued * indicates SFRs that are bit addressable. Name IP0H Description Interrupt priority 0 high SFR Bit functions and addresses addr. MSB B7H Bit address IP1* IP1H IP2 IP2H KBCON KBMASK
Rev. 01 -- 25 February 2005
(c) Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet 14 of 68
9397 750 14051
Philips Semiconductors
Reset value LSB PSH/ PSRH FC PCCU PCCUH PT1H FB PSPI PSPIH PX1H FA PC PCH PT0H F9 PKBI PKBIH PADC PADCH PATN _SEL PX0H F8 PI2C PI2CH KBIF 00 [2] 00 [2] 00 [2] 00 [2] 00 [2] 00 FF 00x00000 00x00000 00x00000 00x00000 xxxxxx00 00000000 11111111 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 Hex 00 [2] Binary x0000000
FF PADEE PADEEH -
PWDRT H FE PST PSTH -
PBOH FD -
Interrupt priority 1 Interrupt priority 1 high Interrupt priority 2 Interrupt priority 2 high Keypad control register Keypad interrupt mask register Keypad pattern register Output compare A register high Output compare A register low Output compare B register high Output compare B register low Output compare C register high Output compare C register low Output compare D register high Output compare D register low Port 0
F8H F7H D6H D7H 94H 86H
KBPATN OCRAH OCRAL OCRBH OCRBL OCRCH OCRCL OCRDH OCRDL
EFH EEH FBH FAH FDH FCH FFH FEH 87 T1/KB7 97 86 CMP1 /KB6 96 85 CMPREF /KB5 95 84 CIN1A /KB4 94 83 CIN1B /KB3 93 82 CIN2A /KB2 92 81 CIN2B /KB1 91 80 CMP2 /KB0 90
00 00 00 00 00 00 00 00
8-bit microcontroller with 10-bit A/D converter
P89LPC938
Bit address P0* 80H Bit address
[2]
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx
Table 4: P89LPC938 Special function registers ...continued * indicates SFRs that are bit addressable. Name P1* Description Port 1 SFR Bit functions and addresses addr. MSB 90H Bit address P2* P3* P0M1 P0M2 P1M1 P1M2
Rev. 01 -- 25 February 2005
(c) Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet 15 of 68
9397 750 14051
Philips Semiconductors
Reset value LSB INT1 94 SS B4 INT0/ SDA 93 MISO B3 T0/SCL 92 MOSI B2 RXD 91 OCD B1 XTAL1 TXD 90 ICB B0 XTAL2 FF [2] 00 [2] D3 [2] FF [2] 00 [2] 03 [2] 00 00 [2] 00 00
[2] [2]
Hex
Binary
[2]
OCC 97 ICA B7 -
OCB 96 OCA B6 -
RST 95 SPICLK B5 -
Port 2 Port 3 Port 0 output mode 1 Port 0 output mode 2 Port 1 output mode 1 Port 1 output mode 2 Port 2 output mode 1 Port 2 output mode 2 Port 3 output mode 1 Port 3 output mode 2 Power control register Power control register A Program status word Port 0 digital input disable Reset source register RTC control RTC register high RTC register low Serial port address register Serial port address enable Serial Port data buffer register Serial port control Serial port extended status register
A0H Bit address B0H 84H 85H 91H 92H A4H A5H B1H B2H 87H B5H Bit address D0H F6H DFH D1H D2H D3H A9H B9H 99H
(P0M1.7) (P0M1.6) (P0M1.5) (P0M1.4) (P0M1.3) (P0M1.2) (P0M1.1) (P0M1.0) (P0M2.7) (P0M2.6) (P0M2.5) (P0M2.4) (P0M2.3) (P0M2.2) (P0M2.1) (P0M2.0) (P1M1.7) (P1M1.6) (P1M2.7) (P1M2.6) (P1M1.4) (P1M1.3) (P1M1.2) (P1M1.1) (P1M1.0)
11111111 00000000 11x1xx11 00x0xx00 11111111 00000000 xxxxxx11 xxxxxx00 00000000 00000000 00000000 xx00000x
[3]
(P1M2.4) (P1M2.3) (P1M2.2) (P1M2.1) (P1M2.0) 00 [2]
P2M1 P2M2 P3M1 P3M2 PCON PCONA PSW* PT0AD RSTSRC RTCCON RTCH RTCL SADDR SADEN SBUF SCON* SSTAT
(P2M1.7) (P2M1.6) (P2M1.5) (P2M1.4) (P2M1.3) (P2M1.2) (P2M1.1) (P2M1.0) (P2M2.7) (P2M2.6) (P2M2.5) (P2M2.4) (P2M2.3) (P2M2.2) (P2M2.1) (P2M2.0) SMOD1 RTCPD D7 CY RTCF SMOD0 DEEPD D6 AC RTCS1 BOPD VCPD D5 F0 BOF RTCS0 BOI ADPD D4 RS1 POF GF1 I2PD D3 RS0 R_BK GF0 SPPD D2 OV R_WD (P3M1.1) (P3M1.0) PMOD1 SPD D1 F1 R_SF ERTC PMOD0 CCUPD D0 P R_EX RTCEN
(P3M2.1) (P3M2.0) 00 [2]
8-bit microcontroller with 10-bit A/D converter
PT0AD.5 PT0AD.4 PT0AD.3 PT0AD.2 PT0AD.1
60 [2] [4] 011xxx00 00 [4] 00 [4] 00 00 xx 00000000 00000000 00000000 00000000 xxxxxxxx 00000000 00000000
P89LPC938
Bit address 98H BAH
9F SM0/FE DBMOD
9E SM1 INTLO
9D SM2 CIDIS
9C REN DBISEL
9B TB8 FE
9A RB8 BR
99 TI OE
98 RI STINT 00 00
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx
Table 4: P89LPC938 Special function registers ...continued * indicates SFRs that are bit addressable. Name SP SPCTL SPSTAT SPDAT TAMOD TCON* TCR20* TCR21 TH0 TH1 TH2 TICR2 TIFR2 TISE2 TL0 TL1 TL2 TMOD TOR2H TOR2L TPCR2H TPCR2L TRIM WDCON
(c) Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet Rev. 01 -- 25 February 2005 16 of 68
9397 750 14051
Philips Semiconductors
Description Stack pointer SPI control register SPI status register SPI data register Timer 0 and 1 auxiliary mode Timer 0 and 1 control CCU control register 0 CCU control register 1 Timer 0 high Timer 1 high CCU timer high CCU interrupt control register CCU interrupt flag register CCU interrupt status encode register Timer 0 low Timer 1 low CCU timer low Timer 0 and 1 mode CCU reload register high CCU reload register low
SFR Bit functions and addresses addr. MSB 81H E2H E1H E3H 8FH 88H C8H F9H 8CH 8DH CDH C9H E9H DEH 8AH 8BH CCH 89H CFH CEH T1GATE T1C/T T1M1 T1M0 T0GATE T0C/T T0M1 TOIE2 TOIF2 TOCIE2D TOCIE2C TOCIE2B TOCIE2A TOCF2D TOCF2C TOCF2B TOCF2A ENCINT. 2 TICIE2B TICF2B ENCINT. 1 8F TF1 PLEEN TCOU2 8E TR1 HLTRN 8D TF0 HLTEN T1M2 8C TR0 ALTCD 8B IE1 ALTAB PLLDV.3 8A IT1 TDIR2 PLLDV.2 89 IE0 PLLDV.1 SSIG SPIF SPEN WCOL DORD MSTR CPOL CPHA SPR1 -
Reset value LSB SPR0 T0M2 88 IT0 00 00000000 00000000 0xxx0000 00000000 00000000 00000000 00000x00 00000x00 xxxxx000 Hex 07 04 00 00 00 Binary 00000111 00000100 00xxxxxx 00000000 xxx0xxx0
Bit address
TMOD21 TMOD20 00 PLLDV.0 00 00 00 00 TICIE2A 00 TICF2A 00 ENCINT. 00 0 00 00 00 T0M0 00 00 00 TPCR2H. TPCR2H. 00 1 0
8-bit microcontroller with 10-bit A/D converter
00000000 00000000 00000000 00000000 00000000 00000000 xxxxxx00 00000000
[5] [4] [6] [4]
Prescaler control register high CBH Prescaler control register low Internal oscillator trim register Watchdog control register CAH 96H A7H
P89LPC938
TPCR2L. TPCR2L. TPCR2L. TPCR2L. TPCR2L. TPCR2L. TPCR2L. TPCR2L. 00 7 6 5 4 3 2 1 0 RCCLK PRE2 ENCLK PRE1 TRIM.5 PRE0 TRIM.4 TRIM.3 TRIM.2 WDRUN TRIM.1 WDTOF TRIM.0 WDCLK
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx
Table 4: P89LPC938 Special function registers ...continued * indicates SFRs that are bit addressable. Name WDL WFEED1 WFEED2
[1] [2] [3] [4] [5] [6] Rev. 01 -- 25 February 2005
(c) Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet 17 of 68
9397 750 14051
Philips Semiconductors
Description Watchdog load Watchdog feed 1 Watchdog feed 2
SFR Bit functions and addresses addr. MSB C1H C2H C3H
Reset value LSB Hex FF Binary 11111111
BRGR1 and BRGR0 must only be written if BRGEN in BRGCON SFR is logic 0. If any are written while BRGEN = 1, the result is unpredictable. All ports are in input only (high-impedance) state after power-up. The RSTSRC register reflects the cause of the P89LPC938 reset. Upon a power-up reset, all reset source flags are cleared except POF and BOF; the power-on reset value is xx110000. The only reset source that affects these SFRs is power-on reset. On power-on reset, the TRIM SFR is initialized with a factory preprogrammed value. Other resets will not cause initialization of the TRIM register. After reset, the value is 111001x1, i.e., PRE2-PRE0 are all logic 1, WDRUN = 1 and WDCLK = 1. WDTOF bit is logic 1 after watchdog reset and is logic 0 after power-on reset. Other resets will not affect WDTOF.
8-bit microcontroller with 10-bit A/D converter
P89LPC938
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx
Product data sheet Rev. 01 -- 25 February 2005
(c) Koninklijke Philips Electronics N.V. 2005. All rights reserved. 9397 750 14051
Philips Semiconductors
Table 5: Name
P89LPC938 extended special function registers Description ADC0 high _boundary register, left (MSB) ADC0 low_boundary register (MSB) ADC0 data register 0, right (LSB) ADC0 data register 0, left (MSB) ADC0 data register 1, right (LSB) ADC0 data register 1, left (MSB) ADC0 data register 2, right (LSB) ADC0 data register 2, left (MSB) ADC0 data register 3, right (LSB) ADC0 data register 3, left (MSB) ADC0 data register 4, right (LSB) ADC0 data register 4, left (MSB) ADC0 data register 5, right (LSB) ADC0 data register 5, left (MSB) ADC0 data register 6, right (LSB) ADC0 data register 6, left (MSB) ADC0 data register 7, right (LSB) ADC0 data register 7, left (MSB) ADC0 boundary status register SFR addr. FFEFh FFEEh FFFEh FFFFh FFFCh FFFDh FFFAh FFFBh FFF8h FFF9h FFF6h FFF7h FFF4h FFF5h FFF2h FFF3h FFF0h FFF1h FFEDh AD0DAT0[7:0] AD0DAT0[9:2] AD0DAT1[7:0] AD0DAT1[9:2] AD0DAT2[7:0] AD0DAT2[9:2] AD0DAT3[7:0] AD0DAT3[9:2] AD0DAT4[7:0] AD0DAT4[9:2] AD0DAT5[7:0] AD0DAT5[9:2] AD0DAT6[7:0] AD0DAT6[9:2] AD0DAT7[7:0] AD0DAT7[9:2] Bit functions and addresses MSB LSB Reset value Hex FF 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 Binary 11111111 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000
ADC0HBND ADC0LBND AD0DAT0R AD0DAT0L AD0DAT1R AD0DAT1L AD0DAT2R AD0DAT2L AD0DAT3R AD0DAT3L AD0DAT4R AD0DAT4L AD0DAT5R AD0DAT5L AD0DAT6R AD0DAT6L AD0DAT7R AD0DAT7L BNDSTA0
8-bit microcontroller with 10-bit A/D converter
00000000
P89LPC938
18 of 68
Philips Semiconductors
P89LPC938
8-bit microcontroller with 10-bit A/D converter
7.2 Enhanced CPU
The P89LPC938 uses an enhanced 80C51 CPU which runs at six times the speed of standard 80C51 devices. A machine cycle consists of two CPU clock cycles, and most instructions execute in one or two machine cycles.
7.3 Clocks
7.3.1 Clock definitions
The P89LPC938 device has several internal clocks as defined below: OSCCLK -- Input to the DIVM clock divider. OSCCLK is selected from one of four clock sources (see Figure 6) and can also be optionally divided to a slower frequency (see Section 7.8 "CCLK modification: DIVM register"). Note: fosc is defined as the OSCCLK frequency. CCLK -- CPU clock; output of the clock divider. There are two CCLK cycles per machine cycle, and most instructions are executed in one to two machine cycles (two or four CCLK cycles). RCCLK -- The internal 7.373 MHz RC oscillator output. PCLK -- Clock for the various peripheral devices and is CCLK2.
7.3.2 CPU clock (OSCCLK)
The P89LPC938 provides several user-selectable oscillator options in generating the CPU clock. This allows optimization for a range of needs from high precision to lowest possible cost. These options are configured when the Flash is programmed and include an on-chip watchdog oscillator, an on-chip RC oscillator, an oscillator using an external crystal, or an external clock source. The crystal oscillator can be optimized for low, medium, or high frequency crystals covering a range from 20 kHz to 18 MHz.
7.3.3 Low speed oscillator option
This option supports an external crystal in the range of 20 kHz to 100 kHz. Ceramic resonators are also supported in this configuration.
7.3.4 Medium speed oscillator option
This option supports an external crystal in the range of 100 kHz to 4 MHz. Ceramic resonators are also supported in this configuration.
7.3.5 High speed oscillator option
This option supports an external crystal in the range of 4 MHz to 18 MHz. Ceramic resonators are also supported in this configuration.
7.3.6 Clock output
The P89LPC938 supports a user-selectable clock output function on the XTAL2/CLKOUT pin when crystal oscillator is not being used. This condition occurs if another clock source has been selected (on-chip RC oscillator, watchdog oscillator, external clock input on X1) and if the RTC is not using the crystal oscillator as its clock source. This allows external devices to synchronize to the P89LPC938. This output is enabled by the ENCLK bit in the TRIM register.
9397 750 14051 (c) Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 01 -- 25 February 2005
19 of 68
Philips Semiconductors
P89LPC938
8-bit microcontroller with 10-bit A/D converter
The frequency of this clock output is 12 that of the CCLK. If the clock output is not needed in Idle mode, it may be turned off prior to entering Idle, saving additional power.
7.4 On-chip RC oscillator option
The P89LPC938 has a 6-bit TRIM register that can be used to tune the frequency of the RC oscillator. During reset, the TRIM value is initialized to a factory pre-programmed value to adjust the oscillator frequency to 7.373 MHz, 1 % at room temperature. End-user applications can write to the TRIM register to adjust the on-chip RC oscillator to other frequencies.
7.5 Watchdog oscillator option
The watchdog has a separate oscillator which has a frequency of 400 kHz. This oscillator can be used to save power when a high clock frequency is not needed.
7.6 External clock input option
In this configuration, the processor clock is derived from an external source driving the XTAL1/P3.1 pin. The rate may be from 0 Hz up to 18 MHz. The XTAL2/P3.0 pin may be used as a standard port pin or a clock output. When using an oscillator frequency above 12 MHz, the reset input function of P1.5 must be enabled. An external circuit is required to hold the device in reset at power-up until VDD has reached its specified level. When system power is removed VDD will fall below the minimum specified operating voltage. When using an oscillator frequency above 12 MHz, in some applications, an external brownout detect circuit may be required to hold the device in reset when VDD falls below the minimum specified operating voltage.
XTAL1 XTAL2
HIGH FREQUENCY MEDIUM FREQUENCY LOW FREQUENCY
RTC
ADC0
OSCCLK RC OSCILLATOR (7.3728 MHz 1 %) WATCHDOG OSCILLATOR (400 kHz +30 % -20 %) TIMER 0 AND TIMER 1 PCLK RCCLK
DIVM
CCLK /2 PCLK
CPU
WDT
32 x PLL CCU
002aab102
I2C-BUS
SPI
UART
Fig 6. Block diagram of oscillator control.
9397 750 14051
(c) Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 01 -- 25 February 2005
20 of 68
Philips Semiconductors
P89LPC938
8-bit microcontroller with 10-bit A/D converter
7.7 CCLK wake-up delay
The P89LPC938 has an internal wake-up timer that delays the clock until it stabilizes depending on the clock source used. If the clock source is any of the three crystal selections (low, medium and high frequencies) the delay is 992 OSCCLK cycles plus 60 to 100 s. If the clock source is either the internal RC oscillator, watchdog oscillator, or external clock, the delay is 224 OSCCLK cycles plus 60 s to 100 s.
7.8 CCLK modification: DIVM register
The OSCCLK frequency can be divided down up to 510 times by configuring a dividing register, DIVM, to generate CCLK. This feature makes it possible to temporarily run the CPU at a lower rate, reducing power consumption. By dividing the clock, the CPU can retain the ability to respond to events that would not exit Idle mode by executing its normal program at a lower rate. This can also allow bypassing the oscillator start-up time in cases where Power-down mode would otherwise be used. The value of DIVM may be changed by the program at any time without interrupting code execution.
7.9 Low power select
The P89LPC938 is designed to run at 12 MHz (CCLK) maximum. However, if CCLK is 8 MHz or slower, the CLKLP SFR bit (AUXR1.7) can be set to `1' to lower the power consumption further. On any reset, CLKLP is `0' allowing highest performance access. This bit can then be set in software if CCLK is running at 8 MHz or slower.
7.10 Memory organization
The various P89LPC938 memory spaces are as follows:
* DATA
128 bytes of internal data memory space (00h:7Fh) accessed via direct or indirect addressing, using instructions other than MOVX and MOVC. All or part of the Stack may be in this area.
* IDATA
Indirect Data. 256 bytes of internal data memory space (00h:FFh) accessed via indirect addressing using instructions other than MOVX and MOVC. All or part of the Stack may be in this area. This area includes the DATA area and the 128 bytes immediately above it.
* SFR
Special Function Registers. Selected CPU registers and peripheral control and status registers, accessible only via direct addressing.
* XDATA
`External' Data or Auxiliary RAM. Duplicates the classic 80C51 64 kB memory space addressed via the MOVX instruction using the SPTR, R0, or R1. All or part of this space could be implemented on-chip. The P89LPC938 has 512 bytes of on-chip XDATA memory, plus extended SFRs located in XDATA.
9397 750 14051
(c) Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 01 -- 25 February 2005
21 of 68
Philips Semiconductors
P89LPC938
8-bit microcontroller with 10-bit A/D converter
* CODE
64 kB of Code memory space, accessed as part of program execution and via the MOVC instruction. The P89LPC938 has 8 kB of on-chip Code memory. The P89LPC938 also has 512 bytes of on-chip Data EEPROM that is accessed via SFRs (see Section 7.27 "Data EEPROM").
7.11 Data RAM arrangement
The 768 bytes of on-chip RAM are organized as shown in Table 6.
Table 6: Type DATA IDATA XDATA On-chip data memory usages Data RAM Memory that can be addressed directly and indirectly Memory that can be addressed indirectly Auxiliary (`External Data') on-chip memory that is accessed using the MOVX instructions Size (bytes) 128 256 512
7.12 Interrupts
The P89LPC938 uses a four priority level interrupt structure. This allows great flexibility in controlling the handling of the many interrupt sources. The P89LPC938 supports 15 interrupt sources: external interrupts 0 and 1, timers 0 and 1, serial port Tx, serial port Rx, combined serial port Rx/Tx, brownout detect, watchdog/RTC, I2C, keyboard, comparators 1 and 2, SPI, CCU, data EEPROM write/ADC completion. Each interrupt source can be individually enabled or disabled by setting or clearing a bit in the interrupt enable registers IEN0 or IEN1. The IEN0 register also contains a global disable bit, EA, which disables all interrupts. Each interrupt source can be individually programmed to one of four priority levels by setting or clearing bits in the interrupt priority registers IP0, IP0H, IP1, and IP1H. An interrupt service routine in progress can be interrupted by a higher priority interrupt, but not by another interrupt of the same or lower priority. The highest priority interrupt service cannot be interrupted by any other interrupt source. If two requests of different priority levels are pending at the start of an instruction, the request of higher priority level is serviced. If requests of the same priority level are pending at the start of an instruction, an internal polling sequence determines which request is serviced. This is called the arbitration ranking. Note that the arbitration ranking is only used to resolve pending requests of the same priority level.
7.12.1 External interrupt inputs
The P89LPC938 has two external interrupt inputs as well as the Keypad Interrupt function. The two interrupt inputs are identical to those present on the standard 80C51 microcontrollers. These external interrupts can be programmed to be level-triggered or edge-triggered by setting or clearing bit IT1 or IT0 in Register TCON.
9397 750 14051
(c) Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 01 -- 25 February 2005
22 of 68
Philips Semiconductors
P89LPC938
8-bit microcontroller with 10-bit A/D converter
In edge-triggered mode, if successive samples of the INTn pin show a HIGH in one cycle and a LOW in the next cycle, the interrupt request flag IEn in TCON is set, causing an interrupt request. If an external interrupt is enabled when the P89LPC938 is put into Power-down or Idle mode, the interrupt will cause the processor to wake-up and resume operation. Refer to Section 7.15 "Power reduction modes" for details.
IE0 EX0 IE1 EX1 BOF EBO RTCF ERTC (RTCCON.1) WDOVF KBIF EKBI EWDRT CMF2 CMF1 EC EA (IE0.7) TF0 ET0 TF1 ET1 TI & RI/RI ES/ESR TI EST SI EI2C SPIF ESPI any CCU interrupt(1) ECCU interrupt to CPU
wake-up (if in power-down)
EEIF EIEE ENADCI0 ADCI0 ENBI1 BNDI1 EADC
002aab104
(1) See Section 7.19 "CCU"
Fig 7. Interrupt sources, interrupt enables, and power-down wake-up sources.
9397 750 14051
(c) Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 01 -- 25 February 2005
23 of 68
Philips Semiconductors
P89LPC938
8-bit microcontroller with 10-bit A/D converter
7.13 I/O ports
The P89LPC938 has four I/O ports: Port 0, Port 1, Port 2, and Port 3. Ports 0, 1and 2 are 8-bit ports, and Port 3 is a 2-bit port. The exact number of I/O pins available depends upon the clock and reset options chosen, as shown in Table 7.
Table 7: Number of I/O pins available Reset option No external reset (except during power-up) External RST pin supported External clock input Low/medium/high speed oscillator (external crystal or resonator)
[1] Required for operation above 12 MHz.
Clock source On-chip oscillator or watchdog oscillator
Number of I/O pins (28-pin package) 26 25 25 24 24 23
No external reset (except during power-up) External RST pin supported [1] No external reset (except during power-up) External RST pin supported [1]
7.13.1 Port configurations
All but three I/O port pins on the P89LPC938 may be configured by software to one of four types on a bit-by-bit basis. These are: quasi-bidirectional (standard 80C51 port outputs), push-pull, open drain, and input-only. Two configuration registers for each port select the output type for each port pin. 1. P1.5 (RST) can only be an input and cannot be configured. 2. P1.2 (SCL/T0) and P1.3 (SDA/INT0) may only be configured to be either input-only or open-drain. 7.13.1.1 Quasi-bidirectional output configuration Quasi-bidirectional output type can be used as both an input and output without the need to reconfigure the port. This is possible because when the port outputs a logic HIGH, it is weakly driven, allowing an external device to pull the pin LOW. When the pin is driven LOW, it is driven strongly and able to sink a fairly large current. These features are somewhat similar to an open-drain output except that there are three pull-up transistors in the quasi-bidirectional output that serve different purposes. The P89LPC938 is a 3 V device, but the pins are 5 V-tolerant. In quasi-bidirectional mode, if a user applies 5 V on the pin, there will be a current flowing from the pin to VDD, causing extra power consumption. Therefore, applying 5 V in quasi-bidirectional mode is discouraged. A quasi-bidirectional port pin has a Schmitt triggered input that also has a glitch suppression circuit. 7.13.1.2 Open-drain output configuration The open-drain output configuration turns off all pull-ups and only drives the pull-down transistor of the port driver when the port latch contains a logic 0. To be used as a logic output, a port configured in this manner must have an external pull-up, typically a resistor tied to VDD.
9397 750 14051
(c) Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 01 -- 25 February 2005
24 of 68
Philips Semiconductors
P89LPC938
8-bit microcontroller with 10-bit A/D converter
An open-drain port pin has a Schmitt triggered input that also has a glitch suppression circuit. 7.13.1.3 Input-only configuration The input-only port configuration has no output drivers. It is a Schmitt triggered input that also has a glitch suppression circuit. 7.13.1.4 Push-pull output configuration The push-pull output configuration has the same pull-down structure as both the open-drain and the quasi-bidirectional output modes, but provides a continuous strong pull-up when the port latch contains a logic 1. The push-pull mode may be used when more source current is needed from a port output. A push-pull port pin has a Schmitt triggered input that also has a glitch suppression circuit.
7.13.2 Port 0 analog functions
The P89LPC938 incorporates two Analog Comparators. In order to give the best analog function performance and to minimize power consumption, pins that are being used for analog functions must have the digital outputs and digital inputs disabled. Digital outputs are disabled by putting the port output into the Input-Only (high-impedance) mode. Digital inputs on Port 0 may be disabled through the use of the PT0AD register, bits 1:5. On any reset, PT0AD[1:5] defaults to `0's to enable digital functions.
7.13.3 Additional port features
After power-up, all pins are in Input-Only mode. Please note that this is different from the LPC76x series of devices.
* After power-up, all I/O pins except P1.5, may be configured by software. * Pin P1.5 is input only. Pins P1.2 and P1.3 and are configurable for either input-only or
open-drain. Every output on the P89LPC938 has been designed to sink typical LED drive current. However, there is a maximum total output current for all ports which must not be exceeded. Please refer to Table 10 "DC electrical characteristics" for detailed specifications. All ports pins that can function as an output have slew rate controlled outputs to limit noise generated by quickly switching output signals. The slew rate is factory-set to approximately 10 ns rise and fall times.
7.14 Power monitoring functions
The P89LPC938 incorporates power monitoring functions designed to prevent incorrect operation during initial power-up and power loss or reduction during operation. This is accomplished with two hardware functions: Power-on detect and brownout detect.
9397 750 14051
(c) Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 01 -- 25 February 2005
25 of 68
Philips Semiconductors
P89LPC938
8-bit microcontroller with 10-bit A/D converter
7.14.1 Brownout detection
The brownout detect function determines if the power supply voltage drops below a certain level. The default operation is for a brownout detection to cause a processor reset, however it may alternatively be configured to generate an interrupt. Brownout detection may be enabled or disabled in software. If brownout detection is enabled, the brownout condition occurs when VDD falls below the brownout trip voltage, Vbo (see Table 10 "DC electrical characteristics"), and is negated when VDD rises above Vbo. If the P89LPC938 device is to operate with a power supply that can be below 2.7 V, BOE should be left in the unprogrammed state so that the device can operate at 2.4 V, otherwise continuous brownout reset may prevent the device from operating. For correct activation of brownout detect, the VDD rise and fall times must be observed. Please see Table 10 "DC electrical characteristics" for specifications.
7.14.2 Power-on detection
The Power-on detect has a function similar to the brownout detect, but is designed to work as power comes up initially, before the power supply voltage reaches a level where brownout detect can work. The POF flag in the RSTSRC register is set to indicate an initial power-up condition. The POF flag will remain set until cleared by software.
7.15 Power reduction modes
The P89LPC938 supports three different power reduction modes. These modes are Idle mode, Power-down mode, and total Power-down mode.
7.15.1 Idle mode
Idle mode leaves peripherals running in order to allow them to activate the processor when an interrupt is generated. Any enabled interrupt source or reset may terminate Idle mode.
7.15.2 Power-down mode
The Power-down mode stops the oscillator in order to minimize power consumption. The P89LPC938 exits Power-down mode via any reset, or certain interrupts. In Power-down mode, the power supply voltage may be reduced to the data retention voltage (VDDR). This retains the RAM contents at the point where Power-down mode was entered. SFR contents are not guaranteed after VDD has been lowered to VDDR, therefore it is highly recommended to wake up the processor via reset in this case. VDD must be raised to within the operating range before the Power-down mode is exited. Some chip functions continue to operate and draw power during Power-down mode, increasing the total power used during power-down. These include: brownout detect, watchdog timer, comparators (note that comparators can be powered-down separately), and RTC/system timer. The internal RC oscillator is disabled unless both the RC oscillator has been selected as the system clock and the RTC is enabled.
9397 750 14051
(c) Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 01 -- 25 February 2005
26 of 68
Philips Semiconductors
P89LPC938
8-bit microcontroller with 10-bit A/D converter
7.15.3 Total Power-down mode
This is the same as Power-down mode except that the brownout detection circuitry and the voltage comparators are also disabled to conserve additional power. The internal RC oscillator is disabled unless both the RC oscillator has been selected as the system clock and the RTC is enabled. If the internal RC oscillator is used to clock the RTC during power-down, there will be high power consumption. Please use an external low frequency clock to achieve low power with the RTC running during power-down.
7.16 Reset
The P1.5/RST pin can function as either an active-LOW reset input or as a digital input, P1.5. The RPE (Reset Pin Enable) bit in UCFG1, when set to `1', enables the external reset input function on P1.5. When cleared, P1.5 may be used as an input pin. Remark: During a power-up sequence, The RPE selection is overridden and this pin will always functions as a reset input. An external circuit connected to this pin should not hold this pin LOW during a power-on sequence as this will keep the device in reset. After power-up this input will function either as an external reset input or as a digital input as defined by the RPE bit. Only a power-up reset will temporarily override the selection defined by RPE bit. Other sources of reset will not override the RPE bit. Reset can be triggered from the following sources:
* * * * * *
External reset pin (during power-up or if user configured via UCFG1); Power-on detect; Brownout detect; Watchdog timer; Software reset; UART break character detect reset.
For every reset source, there is a flag in the Reset Register, RSTSRC. The user can read this register to determine the most recent reset source. These flag bits can be cleared in software by writing a `0' to the corresponding bit. More than one flag bit may be set:
* During a power-on reset, both POF and BOF are set but the other flag bits are
cleared.
* For any other reset, previously set flag bits that have not been cleared will remain set.
7.16.1 Reset vector
Following reset, the P89LPC938 will fetch instructions from either address 0000h or the Boot address. The Boot address is formed by using the Boot Vector as the high byte of the address and the low byte of the address = 00h. The Boot address will be used if a UART break reset occurs, or the non-volatile Boot Status bit (BOOTSTAT.0) = 1, or the device is forced into ISP mode during power-on (see P89LPC938 User's Manual). Otherwise, instructions will be fetched from address 0000H.
9397 750 14051
(c) Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 01 -- 25 February 2005
27 of 68
Philips Semiconductors
P89LPC938
8-bit microcontroller with 10-bit A/D converter
7.17 Timers/counters 0 and 1
The P89LPC938 has two general purpose counter/timers which are upward compatible with the standard 80C51 Timer 0 and Timer 1. Both can be configured to operate either as timers or event counter. An option to automatically toggle the T0 and/or T1 pins upon timer overflow has been added. In the `Timer' function, the register is incremented every machine cycle. In the `Counter' function, the register is incremented in response to a 1-to-0 transition at its corresponding external input pin, T0 or T1. In this function, the external input is sampled once during every machine cycle. Timer 0 and Timer 1 have five operating modes (modes 0, 1, 2, 3 and 6). Modes 0, 1, 2 and 6 are the same for both Timers/Counters. Mode 3 is different.
7.17.1 Mode 0
Putting either Timer into Mode 0 makes it look like an 8048 Timer, which is an 8-bit Counter with a divide-by-32 prescaler. In this mode, the Timer register is configured as a 13-bit register. Mode 0 operation is the same for Timer 0 and Timer 1.
7.17.2 Mode 1
Mode 1 is the same as Mode 0, except that all 16 bits of the timer register are used.
7.17.3 Mode 2
Mode 2 configures the Timer register as an 8-bit Counter with automatic reload. Mode 2 operation is the same for Timer 0 and Timer 1.
7.17.4 Mode 3
When Timer 1 is in Mode 3 it is stopped. Timer 0 in Mode 3 forms two separate 8-bit counters and is provided for applications that require an extra 8-bit timer. When Timer 1 is in Mode 3 it can still be used by the serial port as a baud rate generator.
7.17.5 Mode 6
In this mode, the corresponding timer can be changed to a PWM with a full period of 256 timer clocks.
7.17.6 Timer overflow toggle output
Timers 0 and 1 can be configured to automatically toggle a port output whenever a timer overflow occurs. The same device pins that are used for the T0 and T1 count inputs are also used for the timer toggle outputs. The port outputs will be a logic 1 prior to the first timer overflow when this mode is turned on.
7.18 RTC/system timer
The P89LPC938 has a simple RTC that allows a user to continue running an accurate timer while the rest of the device is powered-down. The RTC can be a wake-up or an interrupt source. The RTC is a 23-bit down counter comprised of a 7-bit prescaler and a 16-bit loadable down counter. When it reaches all `0's, the counter will be reloaded again and the RTCF flag will be set. The clock source for this counter can be either the CPU clock (CCLK) or the XTAL oscillator, provided that the XTAL oscillator is not being used as
9397 750 14051 (c) Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 01 -- 25 February 2005
28 of 68
Philips Semiconductors
P89LPC938
8-bit microcontroller with 10-bit A/D converter
the CPU clock. If the XTAL oscillator is used as the CPU clock, then the RTC will use CCLK as its clock source. Only power-on reset will reset the RTC and its associated SFRs to the default state.
7.19 CCU
This unit features:
* A 16-bit timer with 16-bit reload on overflow. * Selectable clock, with prescaler to divide clock source by any integral number
between 1 and 1024.
* * * *
Four compare/PWM outputs with selectable polarity Symmetrical/Asymmetrical PWM selection Two capture inputs with event counter and digital noise rejection filter Seven interrupts with common interrupt vector (one Overflow, two Capture, four Compare)
* Safe 16-bit read/write via shadow registers.
7.19.1 CCU Clock (CCUCLK)
The CCU runs on the CCUCLK, which is either PCLK in basic timer mode, or the output of a PLL. The PLL is designed to use a clock source between 0.5 MHz to 1 MHz that is multiplied by 32 to produce a CCUCLK between 16 MHz and 32 MHz in PWM mode (asymmetrical or symmetrical). The PLL contains a 4-bit divider to help divide PCLK into a frequency between 0.5 MHz and 1 MHz.
7.19.2 CCU clock prescaling
This CCUCLK can further be divided down by a prescaler. The prescaler is implemented as a 10-bit free-running counter with programmable reload at overflow.
7.19.3 Basic timer operation
The Timer is a free-running up/down counter with a direction control bit. If the timer counting direction is changed while the counter is running, the count sequence will be reversed. The timer can be written or read at any time. When a reload occurs, the CCU Timer Overflow Interrupt Flag will be set, and an interrupt generated if enabled. The 16-bit CCU Timer may also be used as an 8-bit up/down timer.
7.19.4 Output compare
There are four output compare channels A, B, C and D. Each output compare channel needs to be enabled in order to operate and the user will have to set the associated I/O pin to the desired output mode to connect the pin. When the contents of the timer matches that of a capture compare control register, the Timer Output Compare Interrupt Flag (TOCFx) becomes set. An interrupt will occur if enabled.
7.19.5 Input capture
Input capture is always enabled. Each time a capture event occurs on one of the two input capture pins, the contents of the timer is transferred to the corresponding 16-bit input capture register. The capture event can be programmed to be either rising or falling edge triggered. A simple noise filter can be enabled on the input capture by enabling the Input
9397 750 14051 (c) Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 01 -- 25 February 2005
29 of 68
Philips Semiconductors
P89LPC938
8-bit microcontroller with 10-bit A/D converter
Capture Noise Filter bit. If set, the capture logic needs to see four consecutive samples of the same value in order to recognize an edge as a capture event. An event counter can be set to delay a capture by a number of capture events.
7.19.6 PWM operation
PWM operation has two main modes, symmetrical and asymmetrical. In asymmetrical PWM operation the CCU Timer operates in down-counting mode regardless of the direction control bit. In symmetrical mode, the timer counts up/down alternately. The main difference from basic timer operation is the operation of the compare module, which in PWM mode is used for PWM waveform generation. As with basic timer operation, when the PWM (compare) pins are connected to the compare logic, their logic state remains unchanged. However, since bit FCO is used to hold the halt value, only a compare event can change the state of the pin.
TOR2
compare value timer value 0x0000
non-inverted
inverted
002aaa893
Fig 8. Asymmetrical PWM, down-counting.
TOR2
compare value timer value 0 non-inverted
inverted
002aaa894
Fig 9. Symmetrical PWM.
9397 750 14051
(c) Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 01 -- 25 February 2005
30 of 68
Philips Semiconductors
P89LPC938
8-bit microcontroller with 10-bit A/D converter
7.19.7 Alternating output mode
In asymmetrical mode, the user can set up PWM channels A/B and C/D as alternating pairs for bridge drive control. In this mode the output of these PWM channels are alternately gated on every counter cycle.
TOR2 COMPARE VALUE A (or C) COMPARE VALUE B (or D) TIMER VALUE 0
PWM OUTPUT A (or C) (P2.6)
PWM OUTPUT B (or D) (P1.6)
002aaa895
Fig 10. Alternate output mode.
7.19.8 PLL operation
The PWM module features a Phase Locked Loop that can be used to generate a CCUCLK frequency between 16 MHz and 32 MHz. At this frequency the PWM module provides ultrasonic PWM frequency with 10-bit resolution provided that the crystal frequency is 1 MHz or higher. The PLL is fed an input signal of 0.5 - 1 MHz and generates an output signal of 32 times the input frequency. This signal is used to clock the timer. The user will have to set a divider that scales PCLK by a factor of 1-16. This divider is found in the SFR register TCR21. The PLL frequency can be expressed as shown in Equation 1. PLCK PLL frequency = ----------------(N + 1) Where: N is the value of PLLDV3:0. Since N ranges in 0 - 15, the CCLK frequency can be in the range of PCLK to PCLK16. (1)
9397 750 14051
(c) Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 01 -- 25 February 2005
31 of 68
Philips Semiconductors
P89LPC938
8-bit microcontroller with 10-bit A/D converter
7.19.9 CCU interrupts
There are seven interrupt sources on the CCU which share a common interrupt vector.
EA (IEN0.7) ECCU (IEN1.4) TOIE2 (TICR2.7) TOIF2 (TIFR2.7) TICIE2A (TICR2.0) TICF2A (TIFR2.0) TICIE2B (TICR2.1) TICF2B (TIFR2.1) TOCIE2A (TICR2.3) TOCF2A (TIFR2.3) TOCIE2B (TICR2.4) TOCF2B (TIFR2.4) TOCIE2C (TICR2.5) TOCF2C (TIFR2.5) TOCIE2D (TICR2.6) TOCF2D (TIFR2.6) interrupt to CPU
other interrupt sources
ENCINT.0 PRIORITY ENCODER ENCINT.1 ENCINT.2
002aaa896
Fig 11. Capture/Compare Unit interrupts.
7.20 UART
The P89LPC938 has an enhanced UART that is compatible with the conventional 80C51 UART except that Timer 2 overflow cannot be used as a baud rate source. The P89LPC938 does include an independent Baud Rate Generator. The baud rate can be selected from the oscillator (divided by a constant), Timer 1 overflow, or the independent Baud Rate Generator. In addition to the baud rate generation, enhancements over the standard 80C51 UART include Framing Error detection, automatic address recognition, selectable double buffering and several interrupt options. The UART can be operated in 4 modes: shift register, 8-bit UART, 9-bit UART, and CPU clock/32 or CPU clock/16.
7.20.1 Mode 0
Serial data enters and exits through RXD. TXD outputs the shift clock. 8 bits are transmitted or received, LSB first. The baud rate is fixed at 116 of the CPU clock frequency.
7.20.2 Mode 1
10 bits are transmitted (through TXD) or received (through RXD): a start bit (logic 0), 8 data bits (LSB first), and a stop bit (logic 1). When data is received, the stop bit is stored in RB8 in Special Function Register SCON. The baud rate is variable and is determined by the Timer 1 overflow rate or the Baud Rate Generator (described in Section 7.20.5 "Baud rate generator and selection").
9397 750 14051 (c) Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 01 -- 25 February 2005
32 of 68
Philips Semiconductors
P89LPC938
8-bit microcontroller with 10-bit A/D converter
7.20.3 Mode 2
11 bits are transmitted (through TXD) or received (through RXD): start bit (logic 0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (logic 1). When data is transmitted, the 9th data bit (TB8 in SCON) can be assigned the value of `0' or `1'. Or, for example, the parity bit (P, in the PSW) could be moved into TB8. When data is received, the 9th data bit goes into RB8 in Special Function Register SCON, while the stop bit is not saved. The baud rate is programmable to either 116 or 132 of the CPU clock frequency, as determined by the SMOD1 bit in PCON.
7.20.4 Mode 3
11 bits are transmitted (through TXD) or received (through RXD): a start bit (logic 0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (logic 1). In fact, Mode 3 is the same as Mode 2 in all respects except baud rate. The baud rate in Mode 3 is variable and is determined by the Timer 1 overflow rate or the Baud Rate Generator (described in Section 7.20.5 "Baud rate generator and selection").
7.20.5 Baud rate generator and selection
The P89LPC938 enhanced UART has an independent Baud Rate Generator. The baud rate is determined by a baud-rate preprogrammed into the BRGR1 and BRGR0 SFRs which together form a 16-bit baud rate divisor value that works in a similar manner as Timer 1 but is much more accurate. If the baud rate generator is used, Timer 1 can be used for other timing functions. The UART can use either Timer 1 or the baud rate generator output (see Figure 12). Note that Timer T1 is further divided by 2 if the SMOD1 bit (PCON.7) is cleared. The independent Baud Rate Generator uses OSCCLK.
timer 1 overflow (PCLK-based) /2
SMOD1 = 1
SBRGS = 0 baud rate modes 1 and 3
SMOD1 = 0 baud rate generator (CCLK-based)
SBRGS = 1
002aaa897
Fig 12. Baud rate sources for UART (Modes 1, 3).
7.20.6 Framing error
Framing error is reported in the status register (SSTAT). In addition, if SMOD0 (PCON.6) is `1', framing errors can be made available in SCON.7 respectively. If SMOD0 is `0', SCON.7 is SM0. It is recommended that SM0 and SM1 (SCON.7:6) are set up when SMOD0 is `0'.
7.20.7 Break detect
Break detect is reported in the status register (SSTAT). A break is detected when 11 consecutive bits are sensed LOW. The break detect can be used to reset the device and force the device into ISP mode.
9397 750 14051
(c) Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 01 -- 25 February 2005
33 of 68
Philips Semiconductors
P89LPC938
8-bit microcontroller with 10-bit A/D converter
7.20.8 Double buffering
The UART has a transmit double buffer that allows buffering of the next character to be written to SBUF while the first character is being transmitted. Double buffering allows transmission of a string of characters with only one stop bit between any two characters, as long as the next character is written between the start bit and the stop bit of the previous character. Double buffering can be disabled. If disabled (DBMOD, i.e., SSTAT.7 = 0), the UART is compatible with the conventional 80C51 UART. If enabled, the UART allows writing to SnBUF while the previous data is being shifted out. Double buffering is only allowed in Modes 1, 2 and 3. When operated in Mode 0, double buffering must be disabled (DBMOD = 0).
7.20.9 Transmit interrupts with double buffering enabled (Modes 1, 2 and 3)
Unlike the conventional UART, in double buffering mode, the Tx interrupt is generated when the double buffer is ready to receive new data.
7.20.10 The 9th bit (bit 8) in double buffering (Modes 1, 2 and 3)
If double buffering is disabled TB8 can be written before or after SBUF is written, as long as TB8 is updated some time before that bit is shifted out. TB8 must not be changed until the bit is shifted out, as indicated by the Tx interrupt. If double buffering is enabled, TB8 must be updated before SBUF is written, as TB8 will be double-buffered together with SBUF data.
9397 750 14051
(c) Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 01 -- 25 February 2005
34 of 68
Philips Semiconductors
P89LPC938
8-bit microcontroller with 10-bit A/D converter
7.21 I2C-bus serial interface
I2C-bus uses two wires (SDA and SCL) to transfer information between devices connected to the bus, and it has the following features:
* Bi-directional data transfer between masters and slaves * Multi master bus (no central master) * Arbitration between simultaneously transmitting masters without corruption of serial
data on the bus
* Serial clock synchronization allows devices with different bit rates to communicate via
one serial bus
* Serial clock synchronization can be used as a handshake mechanism to suspend and
resume serial transfer
* The I2C-bus may be used for test and diagnostic purposes.
A typical I2C-bus configuration is shown in Figure 13. The P89LPC938 device provides a byte-oriented I2C-bus interface that supports data transfers up to 400 kHz.
RP
RP SDA
I2C-bus SCL P1.3/SDA P1.2/SCL OTHER DEVICE WITH I2C-BUS INTERFACE OTHER DEVICE WITH I2C-BUS INTERFACE
002aab105
P89LPC938
Fig 13. I2C-bus configuration.
9397 750 14051
(c) Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 01 -- 25 February 2005
35 of 68
Philips Semiconductors
P89LPC938
8-bit microcontroller with 10-bit A/D converter
8
ADDRESS REGISTER P1.3
I2ADR
COMPARATOR INPUT FILTER P1.3/SDA OUTPUT STAGE SHIFT REGISTER ACK I2DAT 8
CCLK TIMING AND CONTROL LOGIC interrupt
INPUT FILTER P1.2/SCL OUTPUT STAGE timer 1 overflow P1.2 I2CON I2SCLH I2SCLL
SERIAL CLOCK GENERATOR
CONTROL REGISTERS & SCL DUTY CYCLE REGISTERS 8
status bus
STATUS DECODER
I2STAT
STATUS REGISTER
8
002aaa899
Fig 14. I2C-bus serial interface block diagram.
9397 750 14051
(c) Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 01 -- 25 February 2005
36 of 68
INTERNAL BUS
BIT COUNTER / ARBITRATION & SYNC LOGIC
Philips Semiconductors
P89LPC938
8-bit microcontroller with 10-bit A/D converter
7.22 SPI
The P89LPC938 provides another high-speed serial communication interface--the SPI interface. SPI is a full-duplex, high-speed, synchronous communication bus with two operation modes: Master mode and Slave mode. Up to 3 Mbit/s can be supported in either Master or Slave mode. It has a Transfer Completion Flag and Write Collision Flag Protection.
S M CPU clock 8-BIT SHIFT REGISTER DIVIDER BY 4, 16, 64, 128 READ DATA BUFFER M S PIN CONTROL LOGIC
MISO P2.3 MOSI P2.2 SPICLK P2.5 SS P2.4 SPEN
002aaa900
SPI clock (master) SELECT SPR1 SPR0
clock CLOCK LOGIC S M MSTR DORD MSTR CPHA SPEN CPOL SPR1 SPI CONTROL REGISTER internal data bus SPR0 SSIG
SPI CONTROL WCOL SPIF
MSTR SPEN
SPI STATUS REGISTER
SPI interrupt request
Fig 15. SPI block diagram.
The SPI interface has four pins: SPICLK, MOSI, MISO and SS:
* SPICLK, MOSI and MISO are typically tied together between two or more SPI
devices. Data flows from master to slave on MOSI (Master Out Slave In) pin and flows from slave to master on MISO (Master In Slave Out) pin. The SPICLK signal is output in the master mode and is input in the slave mode. If the SPI system is disabled, i.e., SPEN (SPCTL.6) = 0 (reset value), these pins are configured for port functions.
* SS is the optional slave select pin. In a typical configuration, an SPI master asserts
one of its port pins to select one SPI device as the current slave. An SPI slave device uses its SS pin to determine whether it is selected. Typical connections are shown in Figure 16 through Figure 18.
9397 750 14051
(c) Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 01 -- 25 February 2005
37 of 68
Philips Semiconductors
P89LPC938
8-bit microcontroller with 10-bit A/D converter
7.22.1 Typical SPI configurations
master MISO 8-BIT SHIFT REGISTER MOSI MISO MOSI
slave
8-BIT SHIFT REGISTER
SPICLK SPI CLOCK GENERATOR PORT
SPICLK SS
002aaa901
Fig 16. SPI single master single slave configuration.
master MISO 8-BIT SHIFT REGISTER MOSI MISO MOSI
slave
8-BIT SHIFT REGISTER
SPICLK SPI CLOCK GENERATOR SS
SPICLK SS SPI CLOCK GENERATOR
002aaa902
Fig 17. SPI dual device configuration, where either can be a master or a slave.
9397 750 14051
(c) Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 01 -- 25 February 2005
38 of 68
Philips Semiconductors
P89LPC938
8-bit microcontroller with 10-bit A/D converter
master MISO 8-BIT SHIFT REGISTER MOSI MISO MOSI
slave
8-BIT SHIFT REGISTER
SPICLK SPI CLOCK GENERATOR port
SPICLK SS
slave MISO MOSI 8-BIT SHIFT REGISTER
SPICLK port SS
002aaa903
Fig 18. SPI single master multiple slaves configuration.
9397 750 14051
(c) Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 01 -- 25 February 2005
39 of 68
Philips Semiconductors
P89LPC938
8-bit microcontroller with 10-bit A/D converter
7.23 Analog comparators
Two analog comparators are provided on the P89LPC938. Input and output options allow use of the comparators in a number of different configurations. Comparator operation is such that the output is a logical one (which may be read in a register and/or routed to a pin) when the positive input (one of two selectable pins) is greater than the negative input (selectable from a pin or an internal reference voltage). Otherwise the output is a zero. Each comparator may be configured to cause an interrupt when the output value changes. The overall connections to both comparators are shown in Figure 19. The comparators function to VDD = 2.4 V. When each comparator is first enabled, the comparator output and interrupt flag are not guaranteed to be stable for 10 microseconds. The corresponding comparator interrupt should not be enabled during that time, and the comparator interrupt flag must be cleared before the interrupt is enabled in order to prevent an immediate interrupt service.
CP1 (P0.4) CIN1A (P0.3) CIN1B (P0.5) CMPREF VREF CN1
comparator 1
OE1 CO1 change detect CMF1
CMP1 (P0.6)
interrupt change detect CP2 (P0.2) CIN2A (P0.1) CIN2B CMP2 (P0.0) CO2 OE2 CN2
002aaa904
EC CMF2
comparator 2
Fig 19. Comparator input and output connections.
7.23.1 Internal reference voltage
An internal reference voltage generator may supply a default reference when a single comparator input pin is used. The value of the internal reference voltage, referred to as VREF, is 1.23 V 10 %.
7.23.2 Comparator interrupt
Each comparator has an interrupt flag contained in its configuration register. This flag is set whenever the comparator output changes state. The flag may be polled by software or may be used to generate an interrupt. The two comparators use one common interrupt vector. If both comparators enable interrupts, after entering the interrupt service routine, the user needs to read the flags to determine which comparator caused the interrupt.
7.23.3 Comparators and power reduction modes
Either or both comparators may remain enabled when Power-down or Idle mode is activated, but both comparators are disabled automatically in Total Power-down mode.
9397 750 14051 (c) Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 01 -- 25 February 2005
40 of 68
Philips Semiconductors
P89LPC938
8-bit microcontroller with 10-bit A/D converter
If a comparator interrupt is enabled (except in Total Power-down mode), a change of the comparator output state will generate an interrupt and wake up the processor. If the comparator output to a pin is enabled, the pin should be configured in the push-pull mode in order to obtain fast switching times while in Power-down mode. The reason is that with the oscillator stopped, the temporary strong pull-up that normally occurs during switching on a quasi-bidirectional port pin does not take place. Comparators consume power in Power-down and Idle modes, as well as in the normal operating mode. This fact should be taken into account when system power consumption is an issue. To minimize power consumption, the user can disable the comparators via PCONA.5, or put the device in Total Power-down mode.
7.24 KBI
The Keypad Interrupt function is intended primarily to allow a single interrupt to be generated when Port 0 is equal to or not equal to a certain pattern. This function can be used for bus address recognition or keypad recognition. The user can configure the port via SFRs for different tasks. The Keypad Interrupt Mask Register (KBMASK) is used to define which input pins connected to Port 0 can trigger the interrupt. The Keypad Pattern Register (KBPATN) is used to define a pattern that is compared to the value of Port 0. The Keypad Interrupt Flag (KBIF) in the Keypad Interrupt Control Register (KBCON) is set when the condition is matched while the Keypad Interrupt function is active. An interrupt will be generated if enabled. The PATN_SEL bit in the Keypad Interrupt Control Register (KBCON) is used to define equal or not-equal for the comparison. In order to use the Keypad Interrupt as an original KBI function like in 87LPC76x series, the user needs to set KBPATN = 0FFH and PATN_SEL = 1 (not equal), then any key connected to Port 0 which is enabled by the KBMASK register will cause the hardware to set KBIF and generate an interrupt if it has been enabled. The interrupt may be used to wake up the CPU from Idle or Power-down modes. This feature is particularly useful in handheld, battery-powered systems that need to carefully manage power consumption yet also need to be convenient to use. In order to set the flag and cause an interrupt, the pattern on Port 0 must be held longer than 6 CCLKs.
9397 750 14051
(c) Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 01 -- 25 February 2005
41 of 68
Philips Semiconductors
P89LPC938
8-bit microcontroller with 10-bit A/D converter
7.25 Watchdog timer
The watchdog timer causes a system reset when it underflows as a result of a failure to feed the timer prior to the timer reaching its terminal count. It consists of a programmable 12-bit prescaler, and an 8-bit down counter. The down counter is decremented by a tap taken from the prescaler. The clock source for the prescaler is either the PCLK or the nominal 400 kHz Watchdog oscillator. The watchdog timer can only be reset by a power-on reset. When the watchdog feature is disabled, it can be used as an interval timer and may generate an interrupt. Figure 20 shows the watchdog timer in Watchdog mode. Feeding the watchdog requires a two-byte sequence. If PCLK is selected as the watchdog clock and the CPU is powered-down, the watchdog is disabled. The watchdog timer has a time-out period that ranges from a few s to a few seconds. Please refer to the P89LPC938 User's Manual for more details.
WDL (C1H)
MOV WFEED1, #0A5H MOV WFEED2, #05AH watchdog oscillator PCLK
/32
PRESCALER
8-BIT DOWN COUNTER
reset(1)
SHADOW REGISTER
WDCON (A7H)
PRE2
PRE1
PRE0
-
-
WDRUN
WDTOF
WDCLK
002aaa905
(1) Watchdog reset can also be caused by an invalid feed sequence, or by writing to WDCON not immediately followed by a feed sequence.
Fig 20. Watchdog timer in Watchdog mode (WDTE = `1').
7.26 Additional features
7.26.1 Software reset
The SRST bit in AUXR1 gives software the opportunity to reset the processor completely, as if an external reset or watchdog reset had occurred. Care should be taken when writing to AUXR1 to avoid accidental software resets.
7.26.2 Dual data pointers
The dual Data Pointers (DPTR) provides two different Data Pointers to specify the address used with certain instructions. The DPS bit in the AUXR1 register selects one of the two Data Pointers. Bit 2 of AUXR1 is permanently wired as a logic 0 so that the DPS bit may be toggled (thereby switching Data Pointers) simply by incrementing the AUXR1 register, without the possibility of inadvertently altering other bits in the register.
9397 750 14051
(c) Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 01 -- 25 February 2005
42 of 68
Philips Semiconductors
P89LPC938
8-bit microcontroller with 10-bit A/D converter
7.27 Data EEPROM
The P89LPC938 has 512 bytes of on-chip Data EEPROM. The Data EEPROM is SFR based, byte readable, byte writable, and erasable (via row fill and sector fill). The user can read, write and fill the memory via SFRs and one interrupt. This Data EEPROM provides 100,000 minimum erase/program cycles for each byte.
* Byte Mode: In this mode, data can be read and written one byte at a time. * Row Fill: In this mode, the addressed row (64 bytes) is filled with a single value. The
entire row can be erased by writing 00h.
* Sector Fill: In this mode, all 512 bytes are filled with a single value. The entire sector
can be erased by writing 00h. After the operation finishes, the hardware will set the EEIF bit, which if enabled will generate an interrupt. The flag is cleared by software.
7.28 Flash program memory
7.28.1 General description
The P89LPC938 Flash memory provides in-circuit electrical erasure and programming. The Flash can be erased, read, and written as bytes. The Sector and Page Erase functions can erase any Flash sector (1 kB) or page (64 bytes). The Chip Erase operation will erase the entire program memory. In-Circuit Programming using standard commercial programmers is available. In addition, IAP and byte-erase allows code memory to be used for non-volatile data storage. On-chip erase and write timing generation contribute to a user-friendly programming interface. The P89LPC938 Flash reliably stores memory contents even after 100,000 erase and program cycles. The cell is designed to optimize the erase and programming mechanisms. The P89LPC938 uses VDD as the supply voltage to perform the Program/Erase algorithms.
7.28.2 Features
* * * * *
Programming and erase over the full operating voltage range. Byte erase allows code memory to be used for data storage. Read/Programming/Erase using ISP/IAP/ICP. Internal fixed boot ROM, containing low-level IAP routines available to user code. Default loader providing In-System Programming via the serial port, located in upper end of user program memory. memory space, providing flexibility to the user.
* Boot vector allows user-provided Flash loader code to reside anywhere in the Flash * * * * *
Any flash program/erase operation in 2 ms. Programming with industry-standard commercial programmers. Programmable security for the code in the Flash for each sector. 100,000 typical erase/program cycles for each byte. 10 year minimum data retention.
9397 750 14051
(c) Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 01 -- 25 February 2005
43 of 68
Philips Semiconductors
P89LPC938
8-bit microcontroller with 10-bit A/D converter
7.28.3 Flash organization
The program memory consists of eight 1 kB sectors on the P89LPC938 devices. Each sector can be further divided into 64-byte pages. In addition to sector erase, page erase, and byte erase, a 64-byte page register is included which allows from 1 to 64 bytes of a given page to be programmed at the same time, substantially reducing overall programming time.
7.28.4 Using Flash as data storage
The Flash code memory array of this device supports individual byte erasing and programming. Any byte in the code memory array may be read using the MOVC instruction, provided that the sector containing the byte has not been secured (a MOVC instruction is not allowed to read code memory contents of a secured sector). Thus any byte in a non-secured sector may be used for non-volatile data storage.
7.28.5 Flash programming and erasing
Four different methods of erasing or programming of the Flash are available. The Flash may be programmed or erased in the end-user application (IAP) under control of the application's firmware. Another option is to use the ICP mechanism. This ICP system provides for programming through a serial clock/serial data interface. As shipped from the factory, the upper 512 bytes of user code space contains a serial ISP routine allowing for the device to be programmed in circuit through the serial port. The Flash may also be programmed or erased using a commercially available EPROM programmer which supports this device. This device does not provide for direct verification of code memory contents. Instead, this device provides a 32-bit CRC result on either a sector or the entire user code space.
7.28.6 ICP
In-Circuit Programming is performed without removing the microcontroller from the system. The In-Circuit Programming facility consists of internal hardware resources to facilitate remote programming of the P89LPC938 through a two-wire serial interface. The Philips In-Circuit Programming facility has made in-circuit programming in an embedded application--using commercially available programmers--possible with a minimum of additional expense in components and circuit board area. The ICP function uses five pins. Only a small connector needs to be available to interface your application to a commercial programmer in order to use this feature. Additional details may be found in the P89LPC938 User's Manual.
7.28.7 IAP
In-Application Programming is performed in the application under the control of the microcontroller's firmware. The IAP facility consists of internal hardware resources to facilitate programming and erasing. The Philips In-Application Programming has made in-application programming in an embedded application possible without additional components. Two methods are available to accomplish IAP. A set of predefined IAP functions are provided in a Boot ROM and can be called through a common interface, PGM_MTP. Several IAP calls are available for use by an application program to permit selective erasing and programming of Flash sectors, pages, security bits, configuration bytes, and device ID. These functions are selected by setting up the microcontroller's registers before making a call to PGM_MTP at FF03H. The Boot ROM occupies the program memory space at the top of the address space from FF00 to FEFF hex, thereby not conflicting with the user program memory space.
9397 750 14051 (c) Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 01 -- 25 February 2005
44 of 68
Philips Semiconductors
P89LPC938
8-bit microcontroller with 10-bit A/D converter
In addition, IAP operations can be accomplished through the use of four SFRs consisting of a control/status register, a data register, and two address registers. Additional details may be found in the P89LPC938 User's Manual.
7.28.8 ISP
In-System Programming is performed without removing the microcontroller from the system. The In-System Programming facility consists of a series of internal hardware resources coupled with internal firmware to facilitate remote programming of the P89LPC938 through the serial port. This firmware is provided by Philips and embedded within each P89LPC938 device. The Philips In-System Programming facility has made in-system programming in an embedded application possible with a minimum of additional expense in components and circuit board area. The ISP function uses five pins (VDD, VSS, TXD, RXD, and RST). Only a small connector needs to be available to interface your application to an external circuit in order to use this feature.
7.28.9 Power-on reset code execution
The P89LPC938 contains two special Flash elements: the Boot Vector and the Boot Status Bit. Following reset, the P89LPC938 examines the contents of the Boot Status Bit. If the Boot Status Bit is set to zero, power-up execution starts at location 0000H, which is the normal start address of the user's application code. When the Boot Status Bit is set to a value other than zero, the contents of the Boot Vector is used as the high byte of the execution address and the low byte is set to 00H. Table 8 shows the factory default Boot Vector setting for this device. A factory-provided boot loader is pre-programmed into the address space indicated and uses the indicated boot loader entry point to perform ISP functions. This code can be erased by the user. Users who wish to use this loader should take precautions to avoid erasing the 1 kB sector that contains this boot loader. Instead, the page erase function can be used to erase the first eight 64-byte pages located in this sector. A custom boot loader can be written with the Boot Vector set to the custom boot loader, if desired.
Table 8: Device Default Boot Vector values and ISP entry points Default Boot Vector 1FH Default boot loader entry point 1F00H Default boot loader 1 kB sector code range range 1E00H to 1FFFH 1C00H to 1FFFH
P89LPC938
7.28.10 Hardware activation of the boot loader
The boot loader can also be executed by forcing the device into ISP mode during a power-on sequence (see the P89LPC938 User's Manual for specific information). This has the same effect as having a non-zero status byte. This allows an application to be built that will normally execute user code but can be manually forced into ISP operation. If the factory default setting for the Boot Vector (1FH) is changed, it will no longer point to the factory pre-programmed ISP boot loader code. After programming the Flash, the status byte should be programmed to zero in order to allow execution of the user's application code beginning at address 0000H.
9397 750 14051
(c) Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 01 -- 25 February 2005
45 of 68
Philips Semiconductors
P89LPC938
8-bit microcontroller with 10-bit A/D converter
7.29 User configuration bytes
Some user-configurable features of the P89LPC938 must be defined at power-up and therefore cannot be set by the program after start of execution. These features are configured through the use of the Flash byte UCFG1. Please see the P89LPC938 User's Manual for additional details.
7.30 User sector security bytes
There are eight User Sector Security Bytes on the P89LPC938. Each byte corresponds to one sector. Please see the P89LPC938 User's Manual for additional details.
8. A/D converter
8.1 General description
The P89LPC938 has a 10-bit, 8-channel multiplexed successive approximation analog-to-digital converter module. A block diagram of the A/D converter is shown in Figure 21. The A/D consists of an 8-input multiplexer which feeds a sample-and-hold circuit providing an input signal to one of two comparator inputs. The control logic in combination with the SAR drives a digital-to-analog converter which provides the other input to the comparator. The output of the comparator is fed to the SAR.
8.2 Features
s 10-bit, 8-channel multiplexed input, successive approximation A/D converter. s Eight result register pairs. s Six operating modes x Fixed channel, single conversion mode x Fixed channel, continuous conversion mode x Auto scan, single conversion mode x Auto scan, continuous conversion mode x Dual channel, continuous conversion mode x Single step mode s Three conversion start modes x Timer triggered start x Start immediately x Edge triggered s 10-bit conversion time of 4 s at an A/D clock of 9 MHz s Interrupt or polled operation s High and Low Boundary limits interrupt; selectable in or out-of-range s Clock divider s Power-down mode
9397 750 14051
(c) Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 01 -- 25 February 2005
46 of 68
Philips Semiconductors
P89LPC938
8-bit microcontroller with 10-bit A/D converter
8.3 Block diagram
comp + INPUT MUX SAR - CONTROL LOGIC DAC1 8
CCLK
002aab103
Fig 21. A/D converter block diagram.
8.4 A/D operating modes
8.4.1 Fixed channel, single conversion mode
A single input channel can be selected for conversion. A single conversion will be performed and the result placed in the result register pair which corresponds to the selected input channel. An interrupt, if enabled, will be generated after the conversion completes.
8.4.2 Fixed channel, continuous conversion mode
A single input channel can be selected for continuous conversion. The results of the conversions will be sequentially placed in the eight result register pairs. The user may select whether an interrupt can be generated after every four or every eight conversions. Additional conversion results will again cycle through the result register pairs, overwriting the previous results. Continuous conversions continue until terminated by the user.
8.4.3 Auto scan, single conversion mode
Any combination of the eight input channels can be selected for conversion. A single conversion of each selected input will be performed and the result placed in the result register pair which corresponds to the selected input channel. The user may select whether an interrupt, if enabled, will be generated after either the first four conversions have occurred or all selected channels have been converted. If the user selects to generate an interrupt after the four input channels have been converted, a second interrupt will be generated after the remaining input channels have been converted. If only a single channel is selected this is equivalent to single channel, single conversion mode.
8.4.4 Auto scan, continuous conversion mode
Any combination of the eight input channels can be selected for conversion. A conversion of each selected input will be performed and the result placed in the result register pair which corresponds to the selected input channel.The user may select whether an interrupt, if enabled, will be generated after either the first four conversions have occurred or all selected channels have been converted. If the user selects to generate an interrupt after the four input channels have been converted, a second interrupt will be generated
9397 750 14051 (c) Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 01 -- 25 February 2005
47 of 68
Philips Semiconductors
P89LPC938
8-bit microcontroller with 10-bit A/D converter
after the remaining input channels have been converted. After all selected channels have been converted, the process will repeat starting with the first selected channel. Additional conversion results will again cycle through the eight result register pairs, overwriting the previous results.Continous conversions continue until terminated by the user.
8.4.5 Dual channel, continuous conversion mode
This is a variation of the auto scan continuous conversion mode where conversion occurs on two user-selectable inputs. The result of the conversion of the first channel is placed in the result register pair, AD0DAT0R and AD0DAT0L. The result of the conversion of the second channel is placed in result register pair, AD0DAT1R and AD0DAT1L. The first channel is again converted and its result stored in AD0DAT2R and AD0DAT2L. The second channel is again converted and its result placed in AD0DAT3R and AD0DAT3L, etc. An interrupt is generated, if enabled, after every set of four or eight conversions (user selectable).
8.4.6 Single step mode
This special mode allows `single-stepping' in an auto scan conversion mode. Any combination of the eight input channels can be selected for conversion. After each channel is converted, an interrupt is generated, if enabled, and the A/D waits for the next start condition. May be used with any of the start modes.
8.5 Conversion start modes
8.5.1 Timer triggered start
An A/D conversion is started by the overflow of Timer 0. Once a conversion has started, additional Timer 0 triggers are ignored until the conversion has completed. The Timer triggered start mode is available in all A/D operating modes.
8.5.2 Start immediately
Programming this mode immediately starts a conversion.This start mode is available in all A/D operating modes.
8.5.3 Edge triggered
An A/D conversion is started by rising or falling edge of P1.4. Once a conversion has started, additional edge triggers are ignored until the conversion has completed. The edge triggered start mode is available in all A/D operating modes.
8.6 Boundary limits interrupt
The A/D converter has both a high and low boundary limit register. The user may select whether an interrupt is generated when the conversion result is within (or equal to) the high and low boundary limits or when the conversion result is outside the boundary limits. An interrupt will be generated, if enabled, if the result meets the selected interrupt criteria. The boundary limit may be disabled by clearing the boundary limit interrupt enable. An early detection mechanism exists when the interrupt criteria has been selected to be outside the boundary limits. In this case, after the four MSBs have been converted, these four bits are compared with the four MSBs of the boundary high and low registers. If the four MSBs of the conversion meet the interrupt criteria (i.e., outside the boundary limits) an interrupt will be generated, if enabled. If the four MSBs do not meet the interrupt
9397 750 14051 (c) Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 01 -- 25 February 2005
48 of 68
Philips Semiconductors
P89LPC938
8-bit microcontroller with 10-bit A/D converter
criteria, the boundary limits will again be compared after all 8 MSBs have been converted. A boundary status register (BNDSTA0) flags the channels which caused a boundary interrupt.
8.7 Clock divider
The A/D converter requires that its internal clock source be in the range of 500 kHz to 3 MHz to maintain accuracy. A programmable clock divider that divides the clock from 1 to 8 is provided for this purpose.
8.8 Power-down and Idle mode
In Idle mode the A/D converter, if enabled, will continue to function and can cause the device to exit Idle mode when the conversion is completed if the A/D interrupt is enabled. In Power-down mode or Total Power-down mode, the A/D does not function. If the A/D is enabled, it will consume power. Power can be reduced by disabling the A/D.
9397 750 14051
(c) Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 01 -- 25 February 2005
49 of 68
Philips Semiconductors
P89LPC938
8-bit microcontroller with 10-bit A/D converter
9. Limiting values
Table 9: Limiting values In accordance with the Absolute Maximum Rating System (IEC 60134). [1] Symbol Tamb(bias) Tstg Vxtal IOH(I/O) IOL(I/O) II/O(tot)(max) Ptot(pack) Parameter operating bias ambient temperature storage temperature range voltage on XTAL1, XTAL2 pin to VSS HIGH-level output current per I/O pin LOW-level output current per I/O pin maximum total I/O current total power dissipation per package based on package heat transfer, not device power consumption Conditions Min -55 -65 Max +125 +150 VDD + 0.5 20 20 100 1.5 Unit C C V mA mA mA W
[1]
The following applies to Table 9 "Limiting values" a) Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in Table 10 "DC electrical characteristics" and Table 11 "AC characteristics" of this specification are not implied. b) This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maximum. c) Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to VSS unless otherwise noted.
9397 750 14051
(c) Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 01 -- 25 February 2005
50 of 68
Philips Semiconductors
P89LPC938
8-bit microcontroller with 10-bit A/D converter
10. Static characteristics
Table 10: DC electrical characteristics VDD = 2.4 V to 3.6 V unless otherwise specified. Tamb = -40 C to +85 C for industrial applications, unless otherwise specified. Symbol IDD(oper) IDD(idle) IDD(pd) Parameter operating supply current Idle mode supply current power supply current, Power-down mode, voltage comparators powered-down total Power-down mode supply current rise rate fall rate data retention voltage HIGH-LOW threshold voltage LOW-level input voltage LOW-HIGH threshold voltage HIGH-level input voltage hysteresis voltage LOW-level output voltage except SCL, SDA SCL, SDA only except SCL, SDA SCL, SDA only Port 1 IOL = 20 mA; VDD = 2.4 V - 3.6 V, all ports, all modes except Hi-Z IOL = 3.2 mA; VDD = 2.4 V - 3.6 V, all ports, all modes except Hi-Z VOH HIGH-level output voltage IOH = -20 A; VDD = 2.4 V - 3.6 V; quasi-bidirectional mode, all ports IOH = -3.2 mA; VDD = 2.4 V - 3.6 V; push-pull mode, all ports IOH = -20 mA; VDD = 2.4 V - 3.6 V; push-pull mode, all ports Ciss IIL ILI ITL RRST(int) input capacitance logical 0 input current input leakage current logical 1-to-0 transition current, all ports internal pull-up resistance on pin RST VI = 0.4 V VI = VIL, VIH, Vth(HL) VI = 1.5 V at VDD = 3.6 V
[5] [6] [7] [8] [4]
Conditions 3.6 V; 12 MHz 3.6 V; 12 MHz 3.6 V
[2] [2] [2]
Min -
Typ [1] 14 5 55
Max 23 7 80
Unit mA mA A
IDD(tpd) (dV/dt)r (dV/dt)f VDDR Vth(HL) VIL Vth(LH) VIH Vhys VOL
3.6 V of VDD of VDD
[3]
1.5 0.22VDD -0.5 0.7VDD -
1 0.4VDD 0.6VDD 0.2VDD 0.6
5 2 50 0.3VDD 0.7VDD 5.5 1.0
A mV/s mV/s V V V V V V V
[4]
-
0.2
0.3
V
VDD - 0.3
VDD - 0.2
-
V
VDD - 0.7
VDD - 0.4
-
V
VDD - 1.0
-
-
V
-30 10
-
15 -80 10 -450 30
pF A A A k
9397 750 14051
(c) Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 01 -- 25 February 2005
51 of 68
Philips Semiconductors
P89LPC938
8-bit microcontroller with 10-bit A/D converter
Table 10: DC electrical characteristics ...continued VDD = 2.4 V to 3.6 V unless otherwise specified. Tamb = -40 C to +85 C for industrial applications, unless otherwise specified. Symbol Vbo Vref(bg) TCbg Parameter brownout trip voltage band gap reference voltage band gap temperature coefficient Conditions 2.4 V < VDD < 3.6 V; with BOV = 1, BOPD = 0 Min 2.40 1.11 Typ [1] 1.23 10 Max 2.70 1.34 20 Unit V V ppm/C
[1] [2] [3] [4] [5] [6] [7] [8]
Typical ratings are not guaranteed. The values listed are at room temperature, VDD = 3 V. The IDD(oper), IDD(idle), and IDD(pd) specifications are measured using an external clock with the following functions disabled: comparators, real-time clock, and watchdog timer. The IDD(tpd) specification is measured using an external clock with the following functions disabled: comparators, real-time clock, brownout detect, and watchdog timer. See Section 9 "Limiting values" on page 50 for steady state (non-transient) limits on IOL or IOH. If IOL/IOH exceeds the test condition, VOL/VOH may exceed the related specification. Pin capacitance is characterized but not tested. Measured with port in quasi-bidirectional mode. Measured with port in high-impedance mode. Port pins source a transition current when used in quasi-bidirectional mode and externally driven from logic 1 to logic 0. This current is highest when VI is approximately 2 V.
9397 750 14051
(c) Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 01 -- 25 February 2005
52 of 68
Philips Semiconductors
P89LPC938
8-bit microcontroller with 10-bit A/D converter
11. Dynamic characteristics
Table 11: AC characteristics VDD = 2.4 V to 3.6 V, unless otherwise specified. Tamb = -40 C to +85 C for industrial applications, unless otherwise specified. [1] [2] Symbol fOSC(RC) fOSC(WD) fosc Tcy(CLK) fCLKLP Glitch filter tgr glitch rejection P1.5/RST pin any pin except P1.5/RST tsa signal acceptance P1.5/RST pin any pin except P1.5/RST External clock tCHCX tCLCX tCLCH tCHCL tXLXL tQVXH tXHQX tXHDX tXHDV clock HIGH time clock LOW time clock rise time clock fall time serial port clock cycle time see Figure 23 see Figure 23 see Figure 23 see Figure 23 see Figure 22 33 33 Tcy(CLK) - tCLCX 33 Tcy(CLK) - tCHCX 33 8 8 1333 1083 150 8 8 103 0 ns ns ns ns ns ns ns ns ns 125 50 50 15 125 50 50 15 ns ns ns ns Parameter internal RC oscillator frequency internal watchdog oscillator frequency oscillator frequency clock cycle time low power select frequency see Figure 23 Conditions Variable clock Min 7.189 320 0 83 0 Max 7.557 520 12 8 fosc = 12 MHz Min 7.189 320 Max 7.557 520 MHz kHz MHz ns MHz Unit
Shift register (UART mode 0) 16 Tcy(CLK) 13 Tcy(CLK) 150 Tcy(CLK) + 20 0 output data set-up to clock rising edge see Figure 22 time output data hold after clock rising edge time see Figure 22
input data hold after clock rising edge see Figure 22 time input data valid to clock rising edge time SPI operating frequency 2.0 MHz (slave) 3.0 MHz (master) see Figure 22
SPI interface fSPI 0 see Figure 24, 25, 26, 27
6 CCLK 4 CCLK CCLK CCLK
6 4
0 500 333 250 250
2.0 3.0 -
MHz MHz ns ns ns ns
tSPICYC
SPI cycle time 2.0 MHz (slave) 3.0 MHz (master)
-
tSPILEAD tSPILAG
SPI enable lead time 2.0 MHz (slave) SPI enable lag time 2.0 MHz (slave)
see Figure 26, 27 see Figure 26, 27
250 250
9397 750 14051
(c) Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 01 -- 25 February 2005
53 of 68
Philips Semiconductors
P89LPC938
8-bit microcontroller with 10-bit A/D converter
Table 11: AC characteristics ...continued VDD = 2.4 V to 3.6 V, unless otherwise specified. Tamb = -40 C to +85 C for industrial applications, unless otherwise specified. [1] [2] Symbol tSPICLKH Parameter SPICLK HIGH time 3.0 MHz (master) 2.0 MHz (slave) tSPICLKL SPICLK LOW time 3.0 MHz (master) 2.0 MHz (slave) tSPIDSU tSPIDH tSPIA tSPIDIS tSPIDV SPI data set-up time SPI data hold time SPI access time 2.0 MHz (slave) SPI disable time 2.0 MHz (slave) SPI enable to output data valid time 2.0 MHz (slave) 3.0 MHz (master) tSPIOH tSPIR SPI output data hold time SPI rise time SPI outputs (SPICLK, MOSI, MISO) SPI inputs (SPICLK, MOSI, MISO, SS) tSPIF SPI fall time SPI outputs (SPICLK, MOSI, MISO) SPI inputs (SPICLK, MOSI, MISO, SS)
[1] [2]
Conditions see Figure 24, 25, 26, 27
Variable clock Min
2 CCLK 3 CCLK
fosc = 12 MHz Min 165 250 165 250 100 100 Max -
Unit
Max -
ns ns ns ns ns ns
see Figure 24, 25, 26, 27
2 CCLK 3 CCLK
see Figure 24, 25, 26, 27 see Figure 24, 25, 26, 27 see Figure 26, 27 see Figure 26, 27 see Figure 24, 25, 26, 27
100 100
0 0 0
120 240 240 167 -
0 0
120 240 240 167 -
ns ns ns ns ns
see Figure 24, 25, 26, 27 see Figure 24, 25, 26, 27
-
100 2000
-
100 2000
ns ns
see Figure 24, 25, 26, 27
-
100 2000
-
100 2000
ns ns
Parameters are valid over operating temperature range unless otherwise specified. Parts are tested to 2 MHz, but are guaranteed to operate down to 0 Hz.
9397 750 14051
(c) Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 01 -- 25 February 2005
54 of 68
Philips Semiconductors
P89LPC938
8-bit microcontroller with 10-bit A/D converter
Table 12: AC characteristics VDD = 3.0 V to 3.6 V, unless otherwise specified. Tamb = -40 C to +85 C for industrial applications, unless otherwise specified. [1] [2] Symbol fOSC(RC) fOSC(WD) fosc Tcy(CLK) fCLKLP Glitch filter tgr glitch rejection P1.5/RST pin any pin except P1.5/RST tsa signal acceptance P1.5/RST pin any pin except P1.5/RST External clock tCHCX tCLCX tCLCH tCHCL tXLXL tQVXH tXHQX tXHDX tXHDV clock HIGH time clock LOW time clock rise time clock fall time serial port clock cycle time see Figure 23 see Figure 23 see Figure 23 see Figure 23 see Figure 22 22 22 Tcy(CLK) - tCLCX 22 Tcy(CLK) - tCHCX 22 5 5 888 722 150 5 5 75 0 ns ns ns ns ns ns ns ns ns 125 50 50 15 125 50 50 15 ns ns ns ns Parameter internal RC oscillator frequency internal watchdog oscillator frequency oscillator frequency clock cycle time low power select frequency see Figure 23 Conditions Variable clock Min 7.189 320 0 55 0 Max 7.557 520 18 8 fosc = 18 MHz Min 7.189 320 Max 7.557 520 MHz kHz MHz ns MHz Unit
Shift register (UART mode 0) 16Tcy(CLK) 13Tcy(CLK) 150 Tcy(CLK) + 20 0 output data set-up to clock rising edge see Figure 22 time output data hold after clock rising edge time see Figure 22
input data hold after clock rising edge see Figure 22 time input data valid to clock rising edge time SPI operating frequency 3.0 MHz (slave) 4.5 MHz (master) see Figure 22
SPI interface fSPI 0 see Figure 24, 25, 26, 27
6 CCLK 4 CCLK CCLK CCLK
6 4
0 333 222 250 250
3.0 4.5 -
MHz MHz ns ns ns ns
tSPICYC
SPI cycle time 3.0 MHz (slave) 4.5 MHz (master)
-
tSPILEAD tSPILAG
SPI enable lead time 3.0 MHz (slave) SPI enable lag time 3.0 MHz (slave)
see Figure 26, 27 see Figure 26, 27
250 250
9397 750 14051
(c) Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 01 -- 25 February 2005
55 of 68
Philips Semiconductors
P89LPC938
8-bit microcontroller with 10-bit A/D converter
Table 12: AC characteristics ...continued VDD = 3.0 V to 3.6 V, unless otherwise specified. Tamb = -40 C to +85 C for industrial applications, unless otherwise specified. [1] [2] Symbol tSPICLKH Parameter SPICLK HIGH time 4.5 MHz (master) 3.0 MHz (slave) tSPICLKL SPICLK LOW time 4.5 MHz (master) 3.0 MHz (slave) tSPIDSU tSPIDH tSPIA tSPIDIS tSPIDV SPI data set-up time SPI data hold time SPI access time 3.0 MHz (slave) SPI disable time 3.0 MHz (slave) SPI enable to output data valid time 3.0 MHz (slave) 4.5 MHz (master) tSPIOH tSPIR SPI output data hold time SPI rise time SPI outputs (SPICLK, MOSI, MISO) SPI inputs (SPICLK, MOSI, MISO, SS) tSPIF SPI fall time SPI outputs (SPICLK, MOSI, MISO) SPI inputs (SPICLK, MOSI, MISO, SS)
[1] [2]
Conditions see Figure 24, 25, 26, 27
Variable clock Min
2 CCLK 3 CCLK
fosc = 18 MHz Min 111 167 111 167 100 100 Max -
Unit
Max -
ns ns ns ns ns ns
see Figure 24, 25, 26, 27
2 CCLK 3 CCLK
see Figure 24, 25, 26, 27 see Figure 24, 25, 26, 27 see Figure 26, 27 see Figure 26, 27 see Figure 24, 25, 26, 27
100 100
0 0 0
80 160 160 111 -
0 0
80 160 160 111 -
ns ns ns ns ns
see Figure 24, 25, 26, 27 see Figure 24, 25, 26, 27
-
100 2000
-
100 2000
ns ns
see Figure 24, 25, 26, 27
-
100 2000
-
100 2000
ns ns
Parameters are valid over operating temperature range unless otherwise specified. Parts are tested to 2 MHz, but are guaranteed to operate down to 0 Hz.
9397 750 14051
(c) Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 01 -- 25 February 2005
56 of 68
Philips Semiconductors
P89LPC938
8-bit microcontroller with 10-bit A/D converter
11.1 Waveforms
tXLXL clock tQVXH output data 0 write to SBUF input data clear RI set RI
002aaa906
tXHQX 1 tXHDX 2 3 4 5 6 7
tXHDV
valid valid valid valid valid valid valid
set TI
valid
Fig 22. Shift register mode timing.
VDD - 0.5 V 0.45 V
0.2VDD + 0.9 V 0.2VDD - 0.1 V tCHCX tCHCL tCLCX tCLCH Tcy(CLK)
002aaa907
Fig 23. External clock timing.
9397 750 14051
(c) Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 01 -- 25 February 2005
57 of 68
Philips Semiconductors
P89LPC938
8-bit microcontroller with 10-bit A/D converter
SS tSPICYC tSPIF tSPICLKH SPICLK (CPOL = 0) (output) tSPIF tSPICLKL tSPIR tSPICLKH SPICLK (CPOL = 1) (output) tSPIDSU MISO (input) tSPIDH LSB/MSB in tSPIOH tSPIDV tSPIR tSPICLKL tSPIR
MSB/LSB in tSPIDV
MOSI (output)
tSPIF master MSB/LSB out master LSB/MSB out
002aaa908
Fig 24. SPI master timing (CPHA = `0').
SS tSPICYC tSPIF tSPICLKL tSPIR tSPICLKH
SPICLK (CPOL = 0) (output) tSPIF SPICLK (CPOL = 1) (output) tSPICLKH tSPICLKL tSPIR
tSPIDSU MISO (input)
tSPIDH LSB/MSB in tSPIOH tSPIDV tSPIDV tSPIR
MSB/LSB in tSPIDV
MOSI (output)
tSPIF master MSB/LSB out master LSB/MSB out
002aaa909
Fig 25. SPI master timing (CPHA = `1').
9397 750 14051
(c) Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 01 -- 25 February 2005
58 of 68
Philips Semiconductors
P89LPC938
8-bit microcontroller with 10-bit A/D converter
SS tSPIR tSPICYC tSPIF tSPICLKH SPICLK (CPOL = 0) (input) tSPIF SPICLK (CPOL = 1) (input) tSPIA MISO (output) tSPIOH tSPIDV slave MSB/LSB out tSPICLKL tSPIR tSPICLKH tSPICLKL tSPIR tSPILAG
tSPIR tSPILEAD
tSPIOH tSPIDV
tSPIOH tSPIDIS slave LSB/MSB out
not defined
tSPIDSU MOSI (input)
tSPIDH
tSPIDSU
tSPIDSU
tSPIDH
MSB/LSB in
LSB/MSB in
002aaa910
Fig 26. SPI slave timing (CPHA = `0').
SS tSPIR tSPILEAD tSPIF tSPICLKH SPICLK (CPOL = 0) (input) tSPIF SPICLK (CPOL = 1) (input) tSPIOH tSPIDV tSPIA MISO (output) not defined slave MSB/LSB out slave LSB/MSB out tSPICLKL tSPIR tSPICLKH tSPIR tSPIR tSPILAG
tSPICYC tSPICLKL
tSPIOH tSPIDV
tSPIOH tSPIDV tSPIDIS
tSPIDSU MOSI (input)
tSPIDH
tSPIDSU
tSPIDSU
tSPIDH
MSB/LSB in
LSB/MSB in
002aaa911
Fig 27. SPI slave timing (CPHA = `1').
9397 750 14051 (c) Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 01 -- 25 February 2005
59 of 68
Philips Semiconductors
P89LPC938
8-bit microcontroller with 10-bit A/D converter
11.2 ISP entry mode
Table 13: AC characteristics, ISP entry mode VDD = 2.4 V to 3.6 V, unless otherwise specified. Tamb = -40 C to +85 C for industrial applications, unless otherwise specified. Symbol tVR tRH tRL Parameter RST delay from VDD active time RST HIGH time RST LOW time Conditions Min 50 1 1 Typ Max 32 Unit s s s
VDD tVR RST tRL
002aaa912
tRH
Fig 28. ISP entry waveform.
12. Other characteristics
12.1 Comparator electrical characteristics
Table 14: Comparator electrical characteristics VDD = 2.4 V to 3.6 V, unless otherwise specified. Tamb = -40 C to +85 C for industrial applications, unless otherwise specified. Symbol VIO VIC CMRR tres(tot) t(CE-OV) ILI
[1]
Parameter offset voltage input voltage common mode input voltage common mode rejection ratio total response time comparator enable to output valid time input leakage current
Conditions
Min 0
[1]
Typ 250 -
Max 20 VDD - 0.3 -50 500 10 10
Unit mV V dB ns s A
-
0 < VI < VDD
-
This parameter is characterized, but not tested in production.
9397 750 14051
(c) Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 01 -- 25 February 2005
60 of 68
Philips Semiconductors
P89LPC938
8-bit microcontroller with 10-bit A/D converter
12.2 A/D converter electrical characteristics
Table 15: A/D converter electrical characteristics VDD = 2.4 V to 3.6 V, unless otherwise specified. Tamb = -40 C to +85 C for industrial applications, unless otherwise specified. All limits valid for an external source impedance of less than 10 k. Symbol VIA Ciss ED EL(adj) EO EG Eu(tot) MCTC ct(port) SRin Tcy(ADC) tADC Parameter analog input voltage analog input capacitance differential non-linearity integral non-linearity offset error gain error total unadjusted error channel-to-channel matching crosstalk between port inputs input slew rate ADC clock cycle conversion time A/D enabled 0 kHz to 100 kHz Conditions Min 111 Typ Max VSS + 0.2 15 1 1 2 1 2 1 -60 100 3125 36Tcy(ADC) Unit V pF LSB LSB LSB % LSB LSB dB V/ms ns s VSS - 0.2 -
9397 750 14051
(c) Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 01 -- 25 February 2005
61 of 68
Philips Semiconductors
P89LPC938
8-bit microcontroller with 10-bit A/D converter
13. Package outline
PLCC28: plastic leaded chip carrier; 28 leads SOT261-2
eD y X
eE
25
19 18 ZE
A
bp b1 wM
26
28
1
pin 1 index e k 5 e D HD 11 ZD B 4 12
E
HE A A4 A1 (A 3) Lp detail X
vM A
vMB
0
5 scale
10 mm
DIMENSIONS (mm dimensions are derived from the original inch dimensions) A4 A1 b1 D(1) E(1) bp A3 eD eE e HD UNIT A max. min.
mm inches 4.57 4.19 0.51 0.25 0.01 3.05 0.53 0.33 0.81 0.66
HE
k
Lp
1.44 1.02
v
0.18
w
0.18
y
0.1
ZD(1) ZE(1) max. max.
2.16 2.16
10.92 10.92 12.57 12.57 1.22 11.58 11.58 1.27 9.91 9.91 12.32 12.32 1.07 11.43 11.43 0.43 0.39 0.43 0.39
45 o
0.180 0.02 0.165
0.021 0.032 0.456 0.456 0.05 0.12 0.013 0.026 0.450 0.450
0.495 0.495 0.048 0.057 0.007 0.007 0.004 0.085 0.085 0.485 0.485 0.042 0.040
Note 1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included. OUTLINE VERSION SOT261-2 REFERENCES IEC 112E08 JEDEC MS-018 JEITA EDR-7319 EUROPEAN PROJECTION
ISSUE DATE 99-12-27 01-11-15
Fig 29. Package outline SOT261-2 (PLCC28).
9397 750 14051 (c) Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 01 -- 25 February 2005
62 of 68
Philips Semiconductors
P89LPC938
8-bit microcontroller with 10-bit A/D converter
TSSOP28: plastic thin shrink small outline package; 28 leads; body width 4.4 mm
SOT361-1
D
E
A
X
c y HE vMA
Z
28
15
Q A2 pin 1 index A1 (A 3) A
Lp L detail X
1
e bp
14
wM
0
2.5 scale
5 mm
DIMENSIONS (mm are the original dimensions) UNIT mm A max. 1.1 A1 0.15 0.05 A2 0.95 0.80 A3 0.25 bp 0.30 0.19 c 0.2 0.1 D (1) 9.8 9.6 E (2) 4.5 4.3 e 0.65 HE 6.6 6.2 L 1 Lp 0.75 0.50 Q 0.4 0.3 v 0.2 w 0.13 y 0.1 Z (1) 0.8 0.5 8 o 0
o
Notes 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included. OUTLINE VERSION SOT361-1 REFERENCES IEC JEDEC MO-153 JEITA EUROPEAN PROJECTION ISSUE DATE 99-12-27 03-02-19
Fig 30. Package outline SOT361-1 (TSSOP28).
9397 750 14051 (c) Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 01 -- 25 February 2005
63 of 68
Philips Semiconductors
P89LPC938
8-bit microcontroller with 10-bit A/D converter
HVQFN28: plastic thermal enhanced very thin quad flat package; no leads; 28 terminals; body 6 x 6 x 0.85 mm
SOT788-1
D
B
A
terminal 1 index area A E A1 c
detail X
e1 e 8 L 7 15 b 14 vMCAB wMC y1 C
C y
e Eh e2
1 terminal 1 index area
21
28 Dh 0
22 X 2.5 scale E (1) 6.1 5.9 Eh 4.25 3.95 e 0.65 e1 3.9 e2 3.9 L 0.75 0.50 v 0.1 w 0.05 y 0.05 y1 0.1 5 mm
DIMENSIONS (mm are the original dimensions) UNIT mm A(1) max. 1 A1 0.05 0.00 b 0.35 0.25 c 0.2 D (1) 6.1 5.9 Dh 4.25 3.95
Note 1. Plastic or metal protrusions of 0.075 mm maximum per side are not included. OUTLINE VERSION SOT788-1 REFERENCES IEC --JEDEC MO-220 JEITA --EUROPEAN PROJECTION ISSUE DATE 02-10-22
Fig 31. Package outline SOT788-1 (HVQFN28).
9397 750 14051 (c) Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 01 -- 25 February 2005
64 of 68
Philips Semiconductors
P89LPC938
8-bit microcontroller with 10-bit A/D converter
14. Abbreviations
Table 16: Acronym A/D ADC CCU CPU DAC EPROM EEPROM EMI IAP ICP ISP LED PLL PWM RAM RC RTC SAR SFR SPI UART Acronym list Description Analog to Digital Analog to Digital Converter Capture/Compare Unit Central Processing Unit Digital to Analog Converter Erasable Programmable Read-Only Memory Electrically Erasable Programmable Read-Only Memory Electromagnetic Interference In-Application Programming In-Circuit Programming In-System Programming Light Emitting Diode Phase-Locked Loop Pulse Width Modulator Random Access Memory Resistance-Capacitance Real-Time Clock Successive Approximation Register Special Function Register Serial Peripheral Interface Universal Asynchronous Receiver/Transmitter
9397 750 14051
(c) Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 01 -- 25 February 2005
65 of 68
Philips Semiconductors
P89LPC938
8-bit microcontroller with 10-bit A/D converter
15. Revision history
Table 17: Revision history Release date 20050225 Data sheet status Product data sheet Change notice Doc. number 9397 750 14051 Supersedes Document ID P89LPC938_1
9397 750 14051
(c) Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 01 -- 25 February 2005
66 of 68
Philips Semiconductors
P89LPC938
8-bit microcontroller with 10-bit A/D converter
16. Data sheet status
Level I II Data sheet status [1] Objective data Preliminary data Product status [2] [3] Development Qualification Definition This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice. This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product. This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).
III
Product data
Production
[1] [2] [3]
Please consult the most recently issued data sheet before initiating or completing a design. The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com. For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.
17. Definitions
Short-form specification -- The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook. Limiting values definition -- Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability. Application information -- Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.
18. Disclaimers
Life support -- These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application. Right to make changes -- Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status `Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.
19. Contact information
For additional information, please visit: http://www.semiconductors.philips.com For sales office addresses, send an email to: sales.addresses@www.semiconductors.philips.com
9397 750 14051
(c) Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 01 -- 25 February 2005
67 of 68
Philips Semiconductors
P89LPC938
8-bit microcontroller with 10-bit A/D converter
20. Contents
1 2 2.1 2.2 3 3.1 4 5 6 6.1 6.2 7 7.1 7.2 7.3 7.4 7.5 7.6 7.7 7.8 7.9 7.10 7.11 7.12 7.13 7.14 7.15 7.16 7.17 7.18 7.19 7.20 7.21 7.22 7.23 7.24 7.25 7.26 7.27 7.28 7.29 7.30 8 8.1 8.2 8.3 General description . . . . . . . . . . . . . . . . . . . . . . 1 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Principal features . . . . . . . . . . . . . . . . . . . . . . . 1 Additional features . . . . . . . . . . . . . . . . . . . . . . 2 Ordering information . . . . . . . . . . . . . . . . . . . . . 3 Ordering options . . . . . . . . . . . . . . . . . . . . . . . . 3 Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . 4 Functional diagram . . . . . . . . . . . . . . . . . . . . . . 5 Pinning information . . . . . . . . . . . . . . . . . . . . . . 6 Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 7 Functional description . . . . . . . . . . . . . . . . . . 11 Special function registers . . . . . . . . . . . . . . . . 11 Enhanced CPU . . . . . . . . . . . . . . . . . . . . . . . . 19 Clocks . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 On-chip RC oscillator option . . . . . . . . . . . . . . 20 Watchdog oscillator option . . . . . . . . . . . . . . . 20 External clock input option . . . . . . . . . . . . . . . 20 CCLK wake-up delay . . . . . . . . . . . . . . . . . . . 21 CCLK modification: DIVM register . . . . . . . . . 21 Low power select . . . . . . . . . . . . . . . . . . . . . . 21 Memory organization . . . . . . . . . . . . . . . . . . . 21 Data RAM arrangement . . . . . . . . . . . . . . . . . 22 Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 I/O ports . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 Power monitoring functions. . . . . . . . . . . . . . . 25 Power reduction modes . . . . . . . . . . . . . . . . . 26 Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 Timers/counters 0 and 1 . . . . . . . . . . . . . . . . . 28 RTC/system timer . . . . . . . . . . . . . . . . . . . . . . 28 CCU . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 UART . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 I2C-bus serial interface . . . . . . . . . . . . . . . . . . 35 SPI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 Analog comparators . . . . . . . . . . . . . . . . . . . . 40 KBI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41 Watchdog timer. . . . . . . . . . . . . . . . . . . . . . . . 42 Additional features . . . . . . . . . . . . . . . . . . . . . 42 Data EEPROM . . . . . . . . . . . . . . . . . . . . . . . . 43 Flash program memory. . . . . . . . . . . . . . . . . . 43 User configuration bytes . . . . . . . . . . . . . . . . . 46 User sector security bytes . . . . . . . . . . . . . . . 46 A/D converter . . . . . . . . . . . . . . . . . . . . . . . . . . 46 General description. . . . . . . . . . . . . . . . . . . . . 46 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46 Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . 47 8.4 8.5 8.6 8.7 8.8 9 10 11 11.1 11.2 12 12.1 12.2 13 14 15 16 17 18 19 A/D operating modes . . . . . . . . . . . . . . . . . . . Conversion start modes . . . . . . . . . . . . . . . . . Boundary limits interrupt . . . . . . . . . . . . . . . . Clock divider. . . . . . . . . . . . . . . . . . . . . . . . . . Power-down and Idle mode . . . . . . . . . . . . . . Limiting values . . . . . . . . . . . . . . . . . . . . . . . . Static characteristics . . . . . . . . . . . . . . . . . . . Dynamic characteristics . . . . . . . . . . . . . . . . . Waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . ISP entry mode . . . . . . . . . . . . . . . . . . . . . . . Other characteristics . . . . . . . . . . . . . . . . . . . Comparator electrical characteristics . . . . . . . A/D converter electrical characteristics . . . . . Package outline . . . . . . . . . . . . . . . . . . . . . . . . Abbreviations . . . . . . . . . . . . . . . . . . . . . . . . . Revision history . . . . . . . . . . . . . . . . . . . . . . . Data sheet status. . . . . . . . . . . . . . . . . . . . . . . Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . Disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . . . Contact information . . . . . . . . . . . . . . . . . . . . 47 48 48 49 49 50 51 53 57 60 60 60 61 62 65 66 67 67 67 67
(c) Koninklijke Philips Electronics N.V. 2005
All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights. Date of release: 25 February 2005 Document number: 9397 750 14051
Published in the Netherlands

▲Up To Search▲

Price & Availability of P89LPC938

	To Download P89LPC938 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .